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ABSTRACT
In electronic design automation (EDA), routing is one of the most important
tasks for both printed circuit boards (PCB) and integration circuits (IC). Af-
ter placement, which determines the location of each component on a PCB or
element of an IC, the routing step adds wires needed to properly connect the
placed components/elements while obeying all the design rules. The quality
of routing has a great impact on the performance of the board/chip. In this
dissertation, we study modern PCB routing and the emerging problems in
IC routing.
The high pin density and large net count of modern PCBs make man-
ual design the board an extremely time-consuming and error-prone task. In
addition, the bus structure routing style and the planar routing constraint
further increase the design complexity. The number of layers used also needs
to be minimized in order to reduce the fabrication cost. To the best of our
knowledge, no mature commercial automated router can handle these prob-
lems well. In this dissertation, both bus-based and net-based PCB routing
problems are addressed. We rst introduce the Rectangle Escape Problem
(REP), which is motivated by bus-based escape routing within one compo-
nent on a PCB. This problem is basically to determine an escape direction
for each bus within the component such that the resultant maximum den-
sity (a good indicator of the number of layers needed) is minimized. We
prove that REP is NP-complete, and show that it can be formulated as an
integer linear program (ILP). A provably good approximation algorithm for
the REP is developed by applying linear programming (LP) relaxation and
a special rounding technique to the ILP. We further study the optimal layer
assignment of a set of buses connecting two components on a PCB. This
is a theoretically hard problem and we propose a branch-and-bound based
algorithm that optimally solves it. Our algorithm is guaranteed to produce
a feasible layer assignment of the buses with a minimum number of layers.
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We apply our algorithms on industrial data and the experimental results
validate our approach. Net-based PCB routing is also studied. We propose
an underlying routing graph which correctly models the routing resources of
the pin grids on board. We then build a Negotiated Congestion based Es-
cape Router (NCER) by applying the negotiated congestion routing scheme
on the constructed routing graph. We compare the performance of NCER
with that of the Cadence PCB router Allegro on industrial test cases, and
experimental results show that the two routers have comparable routability
but complementary behaviors. Therefore, by using NCER as a supplement
to Allegro, we can solve a broader range of net-based PCB routing problems.
The emerging problems in IC routing are also studied. Conventional
CMOS devices face an increasing number of challenges as their feature sizes
scale down. Graphene nanoribbon (GNR) based devices are shown to be
a promising replacement of traditional CMOS at future technology nodes.
However, all previous works on GNRs focus at the device level. In order to
integrate these devices into electronic systems, routing becomes a key issue.
We study the GNR routing problem for the rst time. We formulate the
GNR routing problem as a minimum hybrid-cost shortest path problem on
triangular mesh (\hybrid" means that we need to consider both the length
and the bending of the routing path). We show that by graph expansion, this
minimum hybrid-cost shortest path problem can be solved by applying the
conventional shortest path algorithm on the expanded graph. Experimental
results show that our GNR routing algorithm eectively handles the hybrid
cost. We then study the related routing reliability problem. In practice, the
GNR wire segments can have a connection defective rate. Particularly, each
wire segment has a survival probability, and thus has a chance to fail, mak-
ing traditional routing very unreliable. We introduce the routing reliability
problem and propose an algorithm ow to solve it. Given an s-t routing path
on a routing graph, we try to reinforce the reliability of the routing path by
adding redundant wiring segments in such a way that its survival proba-
bility is maximized with a reasonable overhead of routing resources. Our
proposed algorithm ow is two-fold: (1) generation of candidate redundancy
segment via min-cost max-ow; (2) optimal selection among the candidates
by dynamic programming. The results of extensive experiments conrm the
eectiveness and eciency of our approach.
Another emerging problem in IC routing that we study is triple patterning
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lithography (TPL) aware routing. As technology continues to scale to 14nm
node, double patterning lithography (DPL) is pushed to near its limit. TPL
is a considerable and natural extension along the paradigm of DPL. With
an extra mask to accommodate the features, TPL can be used to eliminate
the unresolvable conicts and minimize the number of stitches, which are
pervasive in DPL process, and thus smoothen the layout decomposition step.
Considering TPL during the routing stage explores a larger solution space
and can further improve the layout decomposability. We propose the rst
triple patterning aware detailed routing scheme, and compare its performance
with the double patterning version in 14nm node. Experimental results show
that, using TPL, the conicts can be resolved much more easily and the
stitches can be signicantly reduced in contrast to DPL.
iv
To world peace.
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CHAPTER 1
INTRODUCTION
In electronic design automation (EDA), routing is one of the most important
tasks for both printed circuit boards (PCB) and integrated circuits (IC).
After placement, which determines the location of each component on a PCB
or element of an IC, the routing step adds wires needed to properly connect
the placed components/elements while obeying all the design rules. The
quality of routing has a great impact on the performance of the board/chip.
1.1 Background and Motivation
A modern PCB usually hosts several chip packages whose footprints on board
are arrays of pins. PCB routing is the problem of determining wiring con-
nections between pin terminals on the circuit board. Today's high-end PCBs
can have over 2000 pins [1]. A typical high-end PCB could have more than
10 thousand signal nets. On the other hand, the size of a package is kept to
a minimum. This makes the footprint of such a package on a PCB a very
dense pin grid. Such a large net count and high pin density make manual
design of PCBs an extremely time-consuming and error-prone task. In ad-
dition, the planar routing constraint makes the problem more dicult. The
pins on the board are expected to be connected by non-crossing wires. Not
all connections can be routed on one layer, so we may need multiple layers
to accommodate all the wire connections. However, introducing vias at the
middle of a route would introduce reection and ringing eects which can
cause serious signal integrity issues [2]. Therefore, it is highly preferred that
no vias are inserted in the middle of the routing (vias are allowed at the two
ends to connect to the package pin). This requires the routing of a net to
be planar without switching layers. This planar routing style makes PCB
routing a unique problem. For this reason, conventional IC routing algo-
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rithms cannot be applied to solve the PCB routing problem. Moreover, we
observed from industrial manual solutions that nets are usually grouped as
buses on PCBs. Nets belonging to one bus usually have similar timing and
other constraints and are thus expected to be routed close to each other on
the same layer. Due to the huge pin count and high density of the pin array,
it usually requires multiple layers to route the buses without any conict. In
fact, modern PCBs may contain as many as 20 layers [3]. Also, the number
of layers needed wants to be minimized as the fabrication cost dramatically
increases with the number of layers. Therefore, how to assign the routing
of buses to dierent layers also becomes an important issue. To the best of
our knowledge, no mature commercial automated router can handle these
problems well. Therefore, further research eorts need to be devoted to the
automation of PCB routing, on both bus level and net level.
IC routing, on the other hand, has been extensively studied [4{7]. It
is usually divided into global routing and detail routing, which respectively
determine the topological routes and exact geometries of the wires. Although
IC routing is a theoretically hard problem, it can be handled well by the state-
of-the-art commercial routers. However, new routing related problems arise
as the feature sizes keep scaling down.
For instance, conventional CMOS devices are facing an increasing number
of challenges as the feature sizes scale down. In the meantime, new nanoscale
materials, graphene nanoribbons (GNR) in particular, have been shown to
have favorable device characteristics and large integration capability, and
thus have great potential to revolutionize the fabrication and integration of
electronic systems and operate beyond the perceived scaling limitations of
traditional CMOS [8]. The graphene nanoribbons are also found to possess
metallic properties and thus can be used as interconnection wiring [9]. Due
to the unique benzene-like hexagonal ring structure of graphene, metallic
zig-zag GNRs can be of three dierent orientations, implying a routing grid
very dierent from the rectangular grid for conventional metal routing. Ob-
viously, the maze routing algorithm pervasively used in traditional IC routers
is not applicable to such a routing problem. We need a new routing model
to capture the unique routing grid and delay metric. In addition, the GNR
wire segments have a connection defective rate. Some GNR wire segments
will be more vulnerable to wear-out eects, and some wire segments may fail
to connect during manufacturing [9]. In such a circumstance, an intercon-
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nection between two terminals realized by a simple path, like in traditional
IC routing, is vulnerable to defect, since this interconnection fails as long as
any wire segment in this path fails. This denitely creates more challenges
for routing reliability, and inspires us to develop new routing strategies.
Another IC routing related problem emerges due to the manufacturing is-
sues. As the minimum feature size keeps shrinking, and the availability of the
next generation lithography methods (EUV, e-beam direct write, etc.) fur-
ther delays, double patterning lithography (DPL) is commonly recognized as
a feasible lithography process for 20nm technology nodes [10{13]. As tech-
nology continues to scale, double patterning lithography (DPL) is pushed
to near its limit. triple patterning lithography (TPL) is a considerable and
natural extension along the paradigm of DPL. With an extra mask to accom-
modate the features, TPL can be used to eliminate the unresolvable conicts
and minimize the number of stitches, which are pervasive in the DPL pro-
cess, and thus greatly improve the layout decomposability. It is observed
that most hard-to-decompose features are generated during routing, so con-
sidering TPL during the routing stage can open a much larger solution space
and thus can further benet the layout decomposition step. As far as we
know, no existing works address the problem of TPL aware routing.
1.2 Overview of this Dissertation
In this dissertation, we rst present our research results on PCB routing.
The works on bus-based PCB routing are presented in Chapter 2 and
Chapter 4. In PCB routing, we want to minimize the number of layers as
the fabrication cost dramatically increases with the number of layers. In
Chapter 2, we introduce and study the Rectangle Escape Problem (REP),
which is motivated by bus-based escape routing within one component on
a PCB. This problem is basically to determine an escape direction for each
bus within the component such that the resultant maximum density (a good
indicator of the number of layers needed) is minimized. We prove that the
REP is NP-complete, and show that it can be formulated as an Integer Linear
Program (ILP). A provably good approximation algorithm for the REP is
developed by applying Linear Programming (LP) relaxation and a special
rounding technique to the ILP. In addition, an iterative renement procedure
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is proposed as a postprocessing step to further improve the results. Our
approximation algorithm is also shown to work for more general versions of
REP: weighted REP and simultaneous REP. Our approach is tested on a set
of industrial PCB bus escape routing problems. Experimental results show
that the optimal solution can be obtained within several seconds for each of
the test cases. In Chapter 4, we further study the optimal layer assignment of
a set of buses connecting two components on PCB. This is a theoretically hard
problem and we propose a branch-and-bound based algorithm that optimally
solves it. Our algorithm is guaranteed to produce a feasible layer assignment
of the buses with a minimum number of layers. We applied our algorithm on
industrial data and the experimental results validate our approach.
Chapter 3 focuses on net-based PCB routing. The negotiated congestion
based routing scheme nds success in FPGA routing and IC global rout-
ing. However, its application in simultaneous escape routing, a key problem
in PCB design, has never been reported in the literature. In this chapter,
we investigate how well the negotiated congestion based router performs on
escape routing problems. We propose an underlying routing graph which
correctly models the routing resources of the pin grids on board. We then
build a Negotiated Congestion based Escape Router (NCER) by applying
the negotiated congestion routing scheme on the constructed routing graph.
We compare the performance of NCER with that of the Cadence PCB router
Allegro on 14 industrial test cases, and experimental results show that the
two routers have comparable routability: each completely routes 7 test cases.
Moreover, we observe that NCER and Allegro exhibit complementary behav-
iors: each is able to solve most of the test cases that the other cannot solve.
Together, they completely route 11 test cases. Therefore, by using NCER
as a supplement to Allegro, we can solve a broader range of escape routing
problems.
We then present our results on the emerging problems in IC routing.
Conventional CMOS devices face an increasing number of challenges as
their feature sizes scale down. Graphene nanoribbon (GNR) based devices
are shown to be a promising replacement of traditional CMOS at future
technology nodes. However, all previous works on GNRs focus at the device
level. In order to integrate these devices into electronic systems, routing
becomes a key issue. In Chapter 5, the GNR routing problem is studied
for the rst time. We formulate the GNR routing problem as a minimum
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hybrid-cost shortest path problem on triangular mesh (\hybrid" means that
we need to consider both the length and the bending of the routing path).
We show that by graph expansion, this minimum hybrid-cost shortest path
problem can be solved by applying the conventional shortest path algorithm
on the expanded graph. Experimental results show that our GNR routing
algorithm eectively handles the hybrid cost. We then study the routing
reliability problem in Chapter 6. In practice, the GNR wire segments can
have a connection defective rate. Particularly, each wire segment has a sur-
vival probability, and thus has a chance to fail, making traditional routing
very unreliable. In Chapter 6, we introduce the routing reliability problem
and propose an algorithm ow to solve it. Given an s-t routing path on
a routing graph, we try to reinforce the reliability of the routing path by
adding redundant wiring segments in such a way that its survival proba-
bility is maximized with a reasonable overhead of routing resources. Our
proposed algorithm ow is two-fold: (1) generation of candidate redundancy
segment via min-cost max-ow; (2) optimal selection among the candidates
by dynamic programming. The results of extensive experiments conrm the
eectiveness and eciency of our approach.
In Chapter 7, we study the problem of triple patterning lithography (TPL)
aware routing. We rst propose a graph model that correctly models the cost
of conicts and stitches in TPL. By replacing each vertex in the routing grid
with the graph model and performing shortest path algorithm on the ex-
panded graph, the optimal path with mask/color assignment for one net can
be computed, in the presence of previously routed and colored nets. Our
proposed graph model is a unied model that can be extended to handle
multiple patterning and can also be tailored for double patterning. We then
develop a negotiated congestion based scheme to resolve conicts. The re-
gions with conicts are penalized and the nets are iteratively rerouted and
re-colored. Experimental results show that this scheme is very eective and
all conicts can be resolved within a small number of iterations in our test
cases. An eective heuristic is also developed to ensure approximately bal-
anced utilization of the three masks. To the best of our knowledge, this is the
rst triple patterning aware detailed router developed in the literature. We
also implement a double patterning aware detailed router by adapting our
graph model for double patterning, and compare it with the triple patterning
version in 14nm node. Experimental results show that, using TPL, the con-
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icts can be resolved much more easily and the stitches can be signicantly
reduced in contrast to DPL.
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CHAPTER 2
BUS-BASED ESCAPE ROUTING ON PCB
2.1 Introduction
In the past few years, as the dimensions of packages and PCBs keep de-
creasing and the pin counts and routing layers keep increasing, the escape
routing problem, which is to route nets from their pins to the component
boundaries, becomes more and more critical [14{16]. In a PCB bus escape
routing instance, the nets of a bus are preferred to be routed together, with-
out mixing with the nets from other buses [17{19]. From industrial manual
routing solutions, we observe that the escape routes of all the nets of a bus
are typically within one of its projection rectangles, which can be obtained
by extending the bounding box of the pin cluster of the bus to one of the
component boundaries. A projection rectangle of a bus is dened as the rect-
angular region including the bounding box of the pin cluster of the bus as
well as the extension part obtained by projecting the bounding box to one of
the boundaries. The shaded region in Figure 2.1 demonstrates a projection
rectangle of a bus. Figure 2.2 shows the four projection rectangles of a bus,
together with an example escape routing to the right boundary. The bound-
Bounding box 
of all the pins 
in the bus
Projection 
rectangle
Boundary of 
the pin grid
Figure 2.1: The projection rectangle is obtained by projecting the bounding
box of the pin cluster of the bus to one of the boundaries of the component.
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Figure 2.2: The four projection rectangles of a bus and its escape routing to
the right boundary of the component.
(a) (b)
Figure 2.3: The routes of two buses conict.
ing box of the pin cluster of a bus can be represented by a rectangle in REP,
while the four projection rectangles correspond to the escapes in four direc-
tions. In [20], Kong et al. compare their bus projection based escape routing
solution with the net based escape routing solution and observe that the bus
projection based solution usually results in shorter wire length and occupies
smaller routing space. Moreover, the wire length of the nets within a bus are
usually required to be approximately identical [21], due to the timing issue.
The bus projection based routing style produces much more balanced wire
length, making length-matching routing an easier problem [21].
When the escape routes of two buses conict, they have to be routed on
dierent layers. Figure 2.3 demonstrates two types of conict. The fabri-
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cation cost dramatically increases when more layers are needed, so we want
to use as few layers as possible to accommodate all the buses. According to
our experience, the maximum density is usually a good indicator of the num-
ber of layers needed (although theoretically it is only a lower bound of the
necessary number of layers). Therefore, in our Rectangle Escape Problem,
we try to minimize the maximum density. Note that a whole PCB board
contains a number of components (pin grids), and by solving the Rectangle
Escape Problem for each component, we can obtain a bus escape planning
for the whole PCB board. After that, the corresponding buses of dierent
components can further be connected and the actually layer assignment can
be performed.
In this chapter, we model this bus-based escape routing problem as Rect-
angle Escape Problem (REP). In REP, we are given a rectangular region R
and a set S of rectangles staying within R, where each rectangle has to \es-
cape" to one of the four boundaries of R. By \escape" we mean projecting
the rectangle onto one of the four boundaries of R, namely, left, right, top or
bottom. The resultant rectangle (including the region of the original rectan-
gle) is called a projection rectangle. The objective of REP is to determine an
escape direction for each rectangle in S, such that the resultant maximum
density over the region R is minimized. In the region R, the density at a
point is the number of projection rectangles containing this point, and the
point with largest density denes the maximum density over R. Figure 2.4
illustrates the Rectangle Escape Problem: Figure 2.4 (a) shows the input
rectangles in S, while Figure 2.4 (b) and (c) give two escape solutions to this
problem. The shaded region attached to each rectangle is the extension of
the corresponding rectangle after escaping. It is easy to see that the resultant
maximum densities of the two escape solutions in Figure 2.4 (b) and (c) are
respectively 2 and 3. The objective of the REP is to minimize the maximum
density over the rectangular region R, so the solution in Figure 2.4 (b) is
better than the solution in Figure 2.4 (c).
Our contributions can be summarized as follows:
 We prove that the REP is NP-complete.
 A 4-approximation algorithm for REP is developed.
 This approximation algorithm is also shown to work for more general
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(a)
(b) (c)
Figure 2.4: Illustration of Rectangle Escape Problem: (a) input rectangles;
(b) an escape solution with maximum density equal to 2; (c) an escape
solution with maximum density equal to 3.
versions of REP: weighted REP and simultaneous REP.
 Our algorithm is tested on a set of industrial PCB bus escape routing
cases, and results show that the optimal solution can be obtained within
several seconds for each test case, which conrms the eectiveness and
eciency of our approach.
The remainder of this chapter is organized as follows. The REP is dened
in Section 2.2. We will prove the NP-completeness of the REP in Section 2.3,
and present our approximation algorithm for the REP in Section 2.4. Ex-
perimental results are reported in Section 2.6 before concluding in the last
section. This work is published in [22] and [23].
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2.2 Problem Denition
An REP instance R contains a rectangular region R and a set S of n rect-
angles fr1; r2; : : : ; rng. Given a candidate escape solution for the instance R,
let dmax denote the resultant maximum density over the rectangular region
R, which is dened as follows:
Denition 1. The maximum density dmax - In the rectangular region R,
the density at a point is the number of projection rectangles containing this
point, and the point with largest density denes the maximum density dmax
over R.
We can now dene the Rectangle Escape Problem.
RECTANGLE ESCAPE PROBLEM (REP)
INSTANCE: A rectangular region R and a set S of n rectangles
fr1; r2; : : : ; rng residing within R.
QUESTION: Each rectangle ri 2 S chooses a direction to es-
cape, such that dmax is minimized.
2.3 Proof of NP-Completeness
In this section, we show that REP is NP-complete. In order to facilitate
the proof of NP-completeness, the decision version of REP is described as
follows:
DECISION VERSION OF REP
INSTANCE: An integer k, a rectangular region R and a set S of n
rectangles fr1; r2; : : : ; rng residing within R.
QUESTION: Each rectangle ri 2 S chooses a direction to es-
cape, is there a solution such that dmax  k?
Lemma 1. REP is in NP.
Proof. Given an escape solution for the REP, where each rectangle ri has
its escape direction determined, we only need to show that the resultant
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maximum density dmax can be checked in polynomial time. Note that dmax
equals the maximum clique size of the rectangle intersection graph of the n
rectangles (after escaping). Lee showed in [24] that the maximum clique of
a rectangle intersection graph can be computed in O(n log n) time.
We then prove REP is NP-Hard by using reduction from 3SAT , which is
a classical NP-complete problem [25].
3SAT
INSTANCE: A set U of n variables fx1; x2; : : : ; xng, a collection C
of m clauses fc1; c2; : : : ; cmg over U such that jcij = 3, for 1  i  m.
QUESTION: Is there a satisfying assignment for C?
Given a 3SAT instance S, we construct an REP instance R, such that
S has a satisfying truth assignment if and only if R has an escape solution
with maximum density dmax  3. The constructed REP instance R contains
three types of rectangles, namely, blockage rectangles, variable rectangles
and clause rectangles. The reduction is conducted as follows:
1. A rectangular region R is created at rst. Three overlapping blockage
rectangles are placed along the top boundary of R and another three
overlapping blockage rectangles are placed along the left boundary of
R, so that the top boundary and the left boundary are \blocked".
The bottom boundary and the right boundary of R are referred to
as the \True" boundary and the \False" boundary, respectively (see
Figure 2.5).
2. The variable rectangles are placed along the diagonal of R. For each
variable xi, we create a rectangle xi and a rectangle xi, and place
them in such a way that the lower right corner of rectangle xi overlaps
with the upper left corner of rectangle xi. Note that the projection of
variable rectangles for xi and the projection of variable rectangles for xj
cannot overlap with each other (on either the \True" boundary or the
\False" boundary), if i 6= j. In addition, for each variable xi, we place
two overlapping blockage rectangles along the \True" boundary, with
their horizontal position as the projection of the two variable rectangles
xi and xi on the \True" boundary; similarly, we place another two
overlapping blockage rectangles along the \False" boundary, with their
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vertical position as the projection of the two variable rectangles xi and
xi on the \False" boundary (see Figure 2.5 for illustration).
3. The clause rectangles are placed below all the variable rectangles. For
each clause ci, we create three copies of clause rectangle for ci. If
clause ci contains xj, we place one copy of clause rectangle ci below
the variable rectangle xj; if clause ci contains xj, we place one copy
of clause rectangle ci below the variable rectangle xj. Note that the
clause rectangle ci cannot be placed below the overlapping region of the
two variable rectangles xj and xj, and that the three copies of clause
rectangle for ci should be placed with the same vertical coordinate.
In addition, a blockage rectangle for ci needs to be placed along the
\False" boundary, with its vertical position as the projection of the
clause rectangles for ci on the \False" boundary (see Figure 2.5 for
illustration). Furthermore, we should make sure that the projection of
a clause rectangle for ci and the projection of a clause rectangle for cj do
not overlap (on either the \True" boundary or the \False" boundary),
if i 6= j.
It is easy to see that the reduction can be done in polynomial time with
respect to the size of the 3SAT instance S, so we have the following Lemma.
Lemma 2. The reduction from a general 3SAT instance S to a REP instance
R can be done in polynomial time with respect to the size of the 3SAT instance
S.
Figure 2.5 shows the REP instance R constructed from a concrete 3SAT
instance S with 3 variables fx1; x2; x3g and 3 clauses fc1; c2; c3g, where c1 =
(x1 _ x2 _ x3), c2 = ( x1 _ x2 _ x3), and c3 = ( x1 _ x2 _ x3).
Lemma 3. The 3SAT instance S has a satisfying truth assignment if and
only if the constructed REP instance R has an escaping solution with dmax 
3.
Proof. (if part) If the constructed REP instance R has an escaping solution
with dmax  3, we can obtain a satisfying truth assignment for the 3SAT
instance S. For each variable xi, either the variable rectangle xi escapes
to the \True" boundary (the variable rectangle xi escapes to the \False"
boundary), or the variable rectangle xi escapes to the \False" boundary (the
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Figure 2.5: The REP instance R constructed from the 3SAT instance S (S
contains 3 variables fx1; x2; x3g and 3 clauses fc1; c2; c3g, where
c1 = (x1 _ x2 _ x3), c2 = ( x1 _ x2 _ x3), and c3 = ( x1 _ x2 _ x3)).
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variable rectangle xi escapes to the \True" boundary), since if they escape to
the same boundary, dmax is at least 4, due to the blockage rectangles. We set
xi to be true if the variable rectangle xi escapes to the \True" boundary, and
set it to be false otherwise. We claim this is a satisfying truth assignment of S.
For the sake of contradiction, suppose there is a clause ci which is not satised
by this assignment. Without loss of generality, let us assume that clause ci
contains variable xj. According to our construction of the REP instance, one
of the three copies of clause rectangle ci is placed below the variable rectangle
xj. Since clause ci is not satised, xj must be set to false, which indicates that
the variable rectangle xj escapes to the \False" boundary and the variable
rectangle xj escapes to the \True" boundary. Therefore, this copy of clause
rectangle ci can only escape to the \False" boundary, as escaping to the
\True" boundary makes the local density become 4 (2 blockages rectangles
along the \True" boundary , the variable rectangle xj and this copy of clause
rectangle ci). Based on the same argument, the other two copies of clause
rectangle ci have to escape to the \False" boundary, too. However, if all the
three copies of clause rectangle ci escape to the \False" boundary, it also
makes the local density become 4 (one blockage rectangle along the \False"
boundary, and the three copies of clause rectangle ci). Now, we can conclude
that dmax will be at least 4 no matter how we escape the three copies of clause
rectangles c1, which contradicts to the existence of an escaping solution with
dmax  3.
(only if part) If the 3SAT instance S has a satisfying truth assignment, we
can obtain an escaping solution with dmax  3 for the constructed REP in-
stance. For each variable xi, we let the two corresponding variable rectangles
xi and xi escape to the \True" (\False") boundary and the \False" (\True")
boundary, respectively, if variable xi is set to be true (false). For each copy
of clause rectangle ci, we let it escape to the \True" boundary if this does
not make dmax exceed 3, otherwise we let it escape to the \False" boundary.
Now we have an escape solution for R, and it is easy to see dmax  3 for this
escape solution.
Combining the three Lemmas, we have proved that REP is NP-Complete.
Theorem 1. REP is NP-complete.
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2.4 The Algorithm
In this section, we rst show that the REP can be formulated into an inte-
ger linear programming (ILP); then we demonstrate that a 4-approximation
algorithm can be obtained by using linear programming (LP) relaxation
and rounding technique. Furthermore, we introduce a more general ver-
sion of REP with weights, namely, weighted REP, and show that the 4-
approximation algorithm also works for weighted REP. Finally, an iterative
renement procedure is proposed as a postprocessing step to further improve
the results.
2.4.1 ILP Formulation
We rst introduce some notations in order to facilitate the ILP formulation.
Given an REP instance R:
 We introduce four 0-1 variables for each rectangle ri 2 S, namely,
xil,xir,xit and xib, and we call them direction variables. The variable
xil(xir; xit; xib) set to be 1 indicates that rectangle ri escapes to the Left
(Right, Top, Bottom) boundary of the rectangular region R.
 We extend the four boundary intervals of each rectangle ri 2 S to
the boundaries of the whole rectangular region R, so that a set of
O(n) horizontal and vertical cut-lines is obtained. Consequently, the
rectangular region R is partitioned into a set P of O(n2) tiles by these
cut-lines. Figure 2.6 shows an example consisting of four rectangles.
 For each rectangle ri 2 S, when it escapes to the boundary of R, it
occupies a larger rectangular region, which is composed of the original
region of ri and the extension region after escaping. Let ril(rir; rit; rib)
denote the rectangular region that ri occupies after escaping to the Left
(Right, Top, Bottom) boundary of R. Figure 2.6 illustrates the region
r4r and the region r4b that rectangle r4 occupies after escaping to the
right boundary and the bottom boundary, respectively.
Now we can add our constraints:
 Direction Constraints
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Figure 2.6: The whole rectangular region R is partitioned into O(n2) small
rectangular regions by the cut-lines obtained by extending the boundary
intervals of the n rectangles.
Each rectangle ri 2 S can only choose one direction to escape, so we
have the following set of constraints:
xil + xir + xit + xib = 1; 8i = 1; 2; : : : ; n:
 Density Constraints
The density within each tile p 2 P should not exceed dmax, so we have
the following set of constraints:X
i; : ri occupies p
xi  dmax; 8p 2 P;
where `' should be replaced by `l' (Left), `r' (Right), `t'(Top), or `b'
(Bottom), whichever is appropriate.
Let us take the tile p in Figure 2.6 as an example. It is easy to see
that r1r, r2r and r4t occupy tile p, so the density constraint for tile p is
added as:
x1r + x2r + x4t  dmax:
The objective is to minimize the density dmax, so now the ILP for the REP
can be formulated as follows, with O(n) variables and O(n2) constraints:
17
Minimize dmax
Subject to
xil + xir + xit + xib = 1; 8i = 1; 2; : : : ; n:X
i; : ri occupies p
xi  dmax; 8p 2 P:
xil; xir; xit; xib 2 f0; 1g; 8i = 1; 2; : : : ; n:
The optimal solution can be obtained by solving the above ILP.
2.4.2 A 4-Approximation Algorithm
Solving ILP is also an NP-complete problem [25], and it can be very time-
consuming when the problem is large. In the following, we show that a
4-approximation algorithm can be obtained by using LP relaxation and a
special rounding technique.
We relax the ILP in Section 2.4.1 into an LP as shown below, which can
be eciently solved by existing LP solvers.
Minimize dmax
Subject to
xil + xir + xit + xib = 1; 8i = 1; 2; : : : ; n:X
i; : ri occupies p
xi  dmax; 8p 2 P:
0  xil; xir; xit; xib  1; 8i = 1; 2; : : : ; n:
We solve the LP by an LP solver, after which we get a fractional solution
(if we are not lucky enough). For each rectangle ri 2 S, if xil (xir; xit; xib)
has the largest value among the four direction variables of ri, we say ri's
dominating escape direction is Left (Right, Top, Bottom), and we call xil
(xir; xit; xib) the dominating variable of ri. For example, if the LP solver
produces a solution where xil = 0:1, xir = 0:2, xit = 0:5 and xib = 0:2 for
rectangle ri, the dominating escape direction of ri is Top, and the dominating
variable is xit. We arbitrarily break the tie when two or more direction
variables for ri have the largest value. Our rounding technique works by,
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8ri 2 S, simply assigning 1 to the dominating variable, and assigning 0 to
the other direction variables, i.e., each rectangle ri's escape direction is set
to be its dominating escape direction. This rounding technique gives us a
4-approximation algorithm, LpApx, as described below.
Algorithm LpApx(REP instance R):
1. Formulate R into an ILP.
2. Relax the ILP into an LP.
3. Solve the LP.
4. 8ri 2 S, assign ri's escape direction to be its
dominating escape direction.
5. Compute the resultant maximum density dmax.
Theorem 2. Given an REP instance R , where each rectangle has 4 candi-
date choices of escape directions, LpApx is a 4-approximation algorithm for
R .
Proof. Let LP (dmax) and APX(dmax) denote the maximum density dmax
obtained by the LP (before rounding) and the algorithm LpApx, respec-
tively, and let OPT (dmax) denote the optimal maximum density. Obviously,
LP (dmax)  OPT (dmax), since the solution space increases after LP relax-
ation.
Now we show that APX(dmax)  4LP (dmax).
In step 3 of the algorithm LpApx, we solve the LP and obtain a frac-
tional solution, f(xil; xir; xit; xib);8i = 1; 2; : : : ; ng. According to the density
constraints of the LP,X
i; : ri occupies p
xi  LP (dmax); 8p 2 P: h1i
Let f(x^il; x^ir; x^it; x^ib); 8i = 1; 2; : : : ; ng denote the integral solution obtained
after rounding, so we haveX
i; : ri occupies p
x^i  APX(dmax); 8p 2 P: h2i
There must be a tile p^ 2 P such that the following equality holds:X
i; : ri occupies p^
x^i = APX(dmax): h3i
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Let D denote the set of all the dominating variables. Now let us consider
each term x^i on the left-hand side of equation h3i. There are two cases:
1). xi is a dominating variable (xi 2 D). In this case, xi  0:25. This is
because xil+xir+xit+xib = 1, xi must be at least 0:25 to be the dominating
variable. Thus, x^i = 1  4xi.
2). xi is not a dominating variable (xi =2 D). In this case, x^i = 0.
Thus, we rewrite equation h3i as follows:
APX(dmax) =
X
i; : ri occupies p^
x^i
=
X
i; : ri occupies p^; xi2D
x^i +
X
i; : ri occupies p^; xi =2D
x^i
=
X
i; : ri occupies p^; xi2D
x^i + 0

X
i; : ri occupies p^; xi2D
4xi
 4
X
i; : ri occupies p^
xi
 4LP (dmax)
 4OPT (dmax)
Therefore, LpApx is a 4-approximation algorithm.
Based on the analysis in the proof of Theorem 2, it is easy to see that
the approximation ratio of the algorithm LpApx depends on the number
of choices of the escape directions. For example, if each rectangle is only
allowed to escape in two directions, LpApx is a 2-approximation algorithm
for REP. Therefore, we have the following immediate corollary:
Corollary 1. Given an REP instance R , where each rectangle has  can-
didate choices of escape direction, LpApx is an -approximation algorithm
for R .
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Figure 2.7: A REP instance containing 10 rectangles. The density dmax of
its optimal solution is 2.
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Figure 2.8: The 4-approximation solution of the REP instance in Figure 2.7.
21
2.4.3 Tightness of the Approximation Ratio
In the following, we show that the approximation ratio 4 is tight by con-
structing a REP instance where the density dmax of the solution obtained
by LpApx is exactly 4 times that of the optimal solution. Figure 2.7 shows
a REP instance containing 10 rectangles. It is easy to see that the density
dmax of the optimal solution of this instance is 2, which is determined by the
overlapping of r9 and r10. We show in the following that we can obtain a so-
lution with dmax = 8 using LpApx. We use an LP solver to solve the relaxed
ILP of this REP instance. Notice that the set of optimal solutions of this
relaxed ILP includes a fractional solution where xil = xir = xit = xib = 0:25,
8i = 1; 2; : : : ; 8, rit = 1, 8i = 9; 10. This corresponds to an escape solution
where ri escapes a \quarter" to each of the four directions, 8i = 1; 2; : : : ; 8, r9
and r10 escape to the top. It is possible that the LP solver returns the above-
mentioned fractional solution. LpApx then decides an escape direction for
each rectangle using the rounding technique. As there is no dominating
escape direction for r1; r2; : : : ; r8, LpApx will arbitrarily pick an escape di-
rection for them. In the worst case, the escape directions of r1 and r2 (r3
and r4, r5 and r6, r7 and r8) are set to be Right (Left, Bottom, Top), which
makes the density at the center as 8 (4 times of that of the optimal solu-
tion), as illustrated in Figure 2.8. This example shows the tightness of the
approximation ratio of our algorithm LpApx.
2.4.4 Iterative Renement
In this subsection, we present a greedy iterative renement procedure as a
postprocessing step to further improve the results obtained by the approxi-
mation algorithm LpApx.
This greedy renement procedure is performed iteratively. In each itera-
tion, we try to re-escape all the rectangles one by one. When the re-escape
for rectangle ri is attempted, the escape directions of all the other rectangles
are xed. We try all the choices of escape directions for ri and select the best
one to be its new escape direction. The selection is done according to two
criteria:
1. We pick the escape direction for ri which results in smallest dmax.
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Figure 2.9: The rectangle r5 is set to escape to the top boundary since the
least area is occupied in this way.
2. If two or more escape directions for ri result in the same dmax, the
area occupied by the rectangle after escaping is used to break the tie.
We pick the direction that results in less occupied area after escaping,
potentially leaving more room for other rectangles, which is probably
benecial for the renement of other rectangles.
Figure 2.9 shows an example with 5 rectangles. Suppose we are re-escaping
rectangle r5, with the escape directions of the other rectangles xed. It is
easy to see that dmax will be 2 no matter how r5 escapes, but we decide to
let it escape to the top boundary since the resultant rectangular region r5t
occupies the least area.
The pseudocode of the proposed iterative renement procedure,GreedyRe-
fine, is listed below.
Algorithm GreedyRefine(REP instance R):
terminate  false;
while ! terminate do
for each rectangle ri 2 S do
Try all ri's escape directions;
Pick the best one;
if there is no improvement in this iteration then
terminate  true;
return
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2.4.5 Summary of the Algorithm
Our algorithm can be summarized as follows: Given a (weighted) REP in-
stance R, we rst formulate it into an ILP, then apply LP relaxation and
rounding technique to obtain an approximation solution, after which a greedy
iterative renement procedure is performed to improve the solution. The
pseudocode of our algorithm ow, named RepApx, is listed below.
Algorithm RepApx((Weighted) REP instance R):
LpApx(R);
GreedyRefine(R);
return
2.5 Extensions
In this section, we show that our algorithm can be easily extended to handle
more general versions of REP, namely, weighted REP and simultaneous REP.
2.5.1 Weighted REP
In general, a rectangle does not necessarily contribute a unit density, and
the density one rectangle contributes may vary when it escapes in dierent
directions. Hence in this general version of REP, each rectangle ri 2 S is
associated with a weight vector wi = [wil; wir; wit; wib], where wil, wir, wit and
wib denote the density rectangle ri contributes when it escapes to the Left,
Right, Top and Bottom, respectively. If two or more rectangles overlap with
each other after escaping, the density of the overlapping region is calculated
as the sum of the weights of the overlapping rectangles. We use weighted
REP to denote this general version of REP.
Weighted REP
INSTANCE: A rectangular region R and a set S of n rectangles
fr1; r2; : : : ; rng residing within R. Each rectangle ri is associated
with a weight vector wi = [wil; wir; wit; wib], for 1  i  n.
QUESTION: Each rectangle ri 2 S chooses a direction to es-
cape, such that dmax is minimized.
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Similarly, a weighted REP instance R can be formulated into the following
ILP:
Minimize dmax
Subject to
xil + xir + xit + xib = 1; 8i = 1; 2; : : : ; n:X
i; : ri occupies p
wi  xi  dmax; 8p 2 P:
xil; xir; xit; xib 2 f0; 1g; 8i = 1; 2; : : : ; n:
This ILP can be relaxed into the following LP:
Minimize dmax
Subject to
xil + xir + xit + xib = 1; 8i = 1; 2; : : : ; n:X
i; : ri occupies p
wi  xi  dmax; 8p 2 P:
0  xil; xir; xit; xib  1; 8i = 1; 2; : : : ; n:
It is not dicult to gure out that the analysis in the proof of Theorem 2
still holds when we apply the algorithm LpApx to a weighted REP instance.
Thus we have the following theorem:
Theorem 3. Given a weighted REP instance R, where each rectangle has 4
candidate choices of escape directions, LpApx is an 4-approximation algo-
rithm for R .
Proof. Let us reuse the notations introduced in the proof of Theorem 2. We
need to show that APX(dmax)  4LP (dmax).
Similarly, after rounding, there must be a tile p^ 2 P such that the following
equality holds: X
i; : ri occupies p^
wi  x^i = APX(dmax): h4i
Note that the following two statements hold too:
1). x^i = 1  4xi if xi is a dominating variable (xi 2 D).
2). x^i = 0 if xi is not a dominating variable (xi =2 D).
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Thus, we rewrite equation h4i as follows:
APX(dmax) =
X
i; : ri occupies p^
wi  x^i
=
X
i; : ri occupies p^; xi2D
wi  x^i+
X
i; : ri occupies p^; xi =2D
wi  x^i
=
X
i; : ri occupies p^; xi2D
wi  x^i + 0

X
i; : ri occupies p^; xi2D
wi  4xi
 4
X
i; : ri occupies p^
wi  xi
 4LP (dmax)
 4OPT (dmax)
Therefore, LpApx is a 4-approximation algorithm for a weighted REP in-
stance.
Similarly, we have the following immediate corollary:
Corollary 2. Given a weighted REP instance R, where each rectangle has
 candidate choices of escape directions, LpApx is an -approximation al-
gorithm for R .
In the PCB bus escape routing problem, it is possible that a bus occupies
dierent numbers of layers for dierent escape directions. Take the bus in
Figure 2.10 for example: One layer is enough to accommodate all the nets if
the bus escapes to the left boundary or the right boundary, but two layers
are needed if the bus escapes to the top boundary or the bottom boundary.
This is due to the fact that the top boundary of the pin cluster's bounding
box is much narrower than its right boundary. Weighted REP can exactly
model this characteristic by the rectangle's weight vector. The weight vector
of the rectangle for the bus in Figure 2.10 is [1; 1; 2; 2].
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Figure 2.10: Bus escape routes in dierent directions may occupy dierent
numbers of layers.
2.5.2 Simultaneous REP
Simultaneous REP models the simultaneous bus escape problem in PCB
routing. It considers two components, each of which contains the same set of
buses. The corresponding buses in the two components need to be connected.
Figure 2.11 shows an example of simultaneous REP. The rectangle (repre-
senting a bus) r1 (r2, r3, r4) in the left component needs to be connected
with the rectangle r01 (r
0
2, r
0
3, r
0
4) in the right component. This imposes a set
of constraints on the escape directions of rectangles in the two components:
 If rectangle ri in the left component escapes to the right, the corre-
sponding rectangle r0i in the right component is preferred to escape to
the left.
 If rectangle ri in the left component escapes to the left, the corre-
sponding rectangle r0i in the right component is preferred to escape to
the right.
 If rectangle ri in the left component escapes to the top, the corre-
sponding rectangle r0i in the right component is preferred to escape to
the top.
 If rectangle ri in the left component escapes to the bottom, the corre-
sponding rectangle r0i in the right component is preferred to escape to
the bottom.
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Figure 2.11: Simultaneous REP.
This is what we observed from industrial manual solutions of PCB bus escape
routing, and satisfying these constraints usually makes things easier and more
smooth for the length matching problem and the layer assignment problem
in a later phase. Therefore, in simultaneous REP, we need to minimize the
maximum density dmax over the two components, while satisfying the above
constraints.
We show in the following that our linear programming relaxation and
rounding technique can be easily extended and adapted to handle simul-
taneous REP.
Let fxil; xir; xit; xibg be the direction variables of rectangle ri in the left
component, and let fx0il; x0ir; x0it; x0ibg be the direction variables of the corre-
sponding rectangle r0i in the right component, 8i = 1; 2; : : : ; n. Simultaneous
REP can be formulated into the following ILP:
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Minimize dmax
Subject to
xil + xir + xit + xib = 1; 8i = 1; 2; : : : ; n:
x0il + x
0
ir + x
0
it + x
0
ib = 1; 8i = 1; 2; : : : ; n:X
i; : ri occupies p
xi  dmax; 8p 2 P:
X
i; : r0i occupies p0
x0i  dmax; 8p0 2 P 0:
xil = x
0
ir; 8i = 1; 2; : : : ; n:
xir = x
0
il; 8i = 1; 2; : : : ; n:
xit = x
0
it; 8i = 1; 2; : : : ; n:
xib = x
0
ib; 8i = 1; 2; : : : ; n:
xil; xir; xit; xib 2 f0; 1g; 8i = 1; 2; : : : ; n:
x0il; x
0
ir; x
0
it; x
0
ib 2 f0; 1g; 8i = 1; 2; : : : ; n:
Similarly, we can relax the above ILP into LP and use an LP solver to
solve it. We can then apply the same rounding technique to obtain an ap-
proximation solution. It is easy to gure out that the approximation ratio
still holds. Therefore we have the following theorem, the detailed proof of
which is omitted.
Theorem 4. Given a simultaneous REP instance R, where each rectangle
has  candidate choices of escape directions, LpApx is an -approximation
algorithm for R .
2.6 Experimental Results
We implemented our approximation algorithmRepApx in C++, withGurobi
Optimizer [26] employed as our LP solver. To validate our proposed ap-
proach, we perform two sets of experiments on industrial PCB bus escape
routing problems. The experiments are performed on a Linux workstation
with two 3.0GHz Intel Xeon CPUs and 4GB memory.
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Table 2.1: Comparison with ILP and greedy approach
Test # dmax Runtime
Cases Bus RepApx ILP Greedy (sec)
LP APX REP RepApx ILP Greedy
Ex1 16 1 1 1 1 1 0.012 0.063 0.008
Ex2 20 2 2 2 2 2 0.032 0.241 0.011
Ex3 24 2 2 2 2 2 0.016 0.078 0.015
Ex4 43 3.2 4 4 4 5 0.060 0.432 0.028
Ex5 44 3.08 4 4 4 5 0.064 0.671 0.032
Ex6 69 3 3 3 3 4 0.440 1.567 0.117
Ex7 106 3.14 4 4 4 5 1.328 51.79 0.329
Ex8 129 4.12 5 5 5 6 2.224 95.63 0.884
Ex9 148 4.4 6 5 5 6 2.640 118.6 1.263
Ex10 148 4.5 5 5 5 6 2.932 162.5 1.411
# OPT 10/10 10/10 3/10 -
In the rst set of experiments, we compare the performance of RepApx
with the ILP approach as well as a greedy approach on a set of unweighted
REP test cases. In the ILP approach, the ILP is directly solved by the
ILP solver (Gurobi Optimizer) without using LP relaxation. In the greedy
approach, we directly apply the GreedyRefine procedure from the begin-
ning. The experimental results are displayed in Table 2.1. There are 10
unweighted REP test cases, which are derived from industrial PCB bus es-
cape routing data. The column \# Bus" indicates the number of Buses (the
number of rectangles in the corresponding REP instance). The results ob-
tained by our RepApx algorithm are listed in the multi-column \RepApx".
The \LP" column shows the dmax obtained after solving the LP (note that
it might be a fractional number). The \APX" column shows the resultant
dmax after rounding (LpApx), while the \REP" column is the nal maxi-
mum density dmax obtained after applying the iterative renement procedure
(GreedyRefine). The results obtained by the ILP approach and the greedy
approach are listed in the \ILP" column and the \Greedy" column respec-
tively. The ILP approach produces the optimal solution. We can see that our
proposed approximation algorithm GreedyRefine obtains the same dmax
value with the ILP approach for all the test cases, i.e., it optimally solves all
the test cases, while the greedy approach only solves 3 test cases optimally.
As for the runtime comparison, we can see that our approximation algorithm
RepApx is about 50x faster than directly solving the ILP for large test cases.
Although the runtime of the ILP solver seems acceptable, solving ILP is NP-
complete and there is no guarantee. When the problem size grows larger, the
ILP solver can become unexpectedly slow. Figure 2.12 shows the bus escape
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solution generated by RepApx for test case Ex2 with 20 rectangles, and the
resultant maximum density dmax = 2. As we can see from the table, the gap
between the results obtained by the greedy method and that by the proposed
approach is not large. However, the greedy method can get stuck in some
cases, due to its greedy nature. The example in Figure 2.13 gives an illus-
tration. Figure 2.13(a) shows the solution obtained by the greedy approach.
Suppose the escape directions of the buses are determined in the order of
r1; r2; : : : ; r9 in the greedy approach. r2 escapes to the top boundary, and r4
escapes to the right boundary. Then, r6 and r8 can only escape to the bottom
boundary and left boundary respectively, since they will overlap with other
buses otherwise. We will then notice that r9 will overlap with other buses
no matter in which direction it escapes, so that we obtain an escape solution
with dmax = 2. We then re-escape all the buses one by one, but it is easy to
see that the greedy method gets stuck at this escape solution, as there is no
improvement that can be obtained by changing the escape direction of the
buses. Figure 2.13(b) shows the optimal escape solution with dmax = 1. It is
possible that the greedy method can achieve the optimal solution by using a
\good" ordering in which the buses are escaped. However, in general, nding
a \good" ordering by itself is a very dicult problem (we cannot aord to
enumerate all the possible orderings). Moreover, it is also possible that such
a \good" ordering does not exist at all, i.e., no ordering gives us the optimal
solution if the buses are escaped one by one (this is the nature of the greedy
algorithm).
In the second set of experiments, we test our approximation algorithm
RepApx on a set of weighted REP test cases. For a bus, the weight asso-
ciated with each escape direction is set to be the number of layers this bus
occupies if it escapes to that direction. The results are shown in Table 2.2.
Similar with that in Table 2.1, the columns \LP", \APX" and \REP"
show the dmax obtained after solving the LP, after rounding and after iter-
ative renement, respectively. The column \OPT" shows the optimal dmax
computed by ILP. We can see that RepApx solves each of the weighted REP
test cases optimally within several seconds.
In each of the test cases, all the buses are allowed to escape in all the
four directions. Although our algorithm RepApx is a 4-approximation al-
gorithm, the experimental results show that the performance of RepApx is
remarkably promising in practice, in the sense that each of the test cases
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Table 2.2: Experimental results on weighted test cases
Test # RepApx
Cases Bus LP APX REP OPT Runtime
(dmax) (dmax) (dmax) (dmax) (sec)
Ex1w 16 2 2 2 2 0.016
Ex2w 20 3 3 3 3 0.042
Ex3w 24 3.3 4 4 4 0.435
Ex4w 43 4.2 5 5 5 0.117
Ex5w 44 4.55 6 5 5 0.120
Ex6w 69 5.12 7 6 6 1.262
Ex7w 106 6.34 7 7 7 3.781
Ex8w 129 7.16 9 8 8 5.526
Ex9w 148 7.32 9 8 8 5.903
Ex10w 148 7.45 8 8 8 6.650
# OPT 10/10
(both the unweighted and weighted) can be optimally solved within several
seconds.
2.7 Concluding Remarks
In this chapter, we introduce and study the Rectangle Escape Problem
(REP), which originates in PCB bus escape routing. We prove that REP is
NP-complete, and propose a 4-approximation algorithm by using linear pro-
gramming relaxation and rounding technique. This algorithm is also shown
to work for weighed REP and simultaneous REP. Our algorithm is imple-
mented and tested on a set of industrial PCB bus escape routing cases, and
the results show that an optimal solution can be obtained within several sec-
onds for each test case, which conrms the eciency and eectiveness of our
proposed algorithm.
32
12
10
9
8 6
5
4
3
19
18
17
16
15
14
12
11
20
7
13
Figure 2.12: The bus escape solution generated by RepApx for test case
Ex2 with 20 rectangles (dmax = 2).
(a) (b)
Figure 2.13: An example REP instance with 9 rectangles. The solution
obtained by the greedy approach is shown in (a), while the optimal solution
is shown in (b).
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CHAPTER 3
NET-BASED ESCAPE ROUTING ON PCB
3.1 Introduction
Printed circuit board (PCB) routing is the problem of determining wiring
connections between pin terminals on the circuit board. This problem has
become extremely dicult due to the rapid increase in pin count and density,
presence of dierential pairs, and tight length-matching requirements. For
today's high-end complex PCBs, the routing problem can only be solved by
a substantial amount of tedious and time-consuming manual eort. Thus,
more research on design automation of PCB routing is greatly needed.
In this chapter, we focus on a key problem in PCB routing called escape
routing. The objective of escape routing is to route all terminal pins inside pin
grid (also called component) to the component boundaries, i.e., the pins are
\escaping" from the components. Several types of escape routing problems
have been studied in literature:
 Single-component escape considers routing all pins inside a com-
ponent to the component boundary without any constraint on the pin
ordering along the boundary [27{31].
 Ordered escape also considers only one component. However, it re-
quires the escape routing to conform to specied ordering along the
component boundary [32{34].
 Simultaneous escape considers escape routing of two components.
The pin orderings of the escape routing for the two components are
required to match each other in order to provide a planar topology for
later detail routing between the components [35,36].
The three types of escape routing problems have dierent applications in
package and PCB routing. In this work, we consider the simultaneous escape
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Figure 3.1: Simultaneous escape routing.
routing problem. Figure 3.1 gives an example of such a problem. Pins con-
necting two components are escaped to their respective component bound-
aries (the inter-component connections are shown in dotted lines and their
detailed routing paths will be determined in a subsequent detailed routing
phase).
The negotiated congestion based routing scheme is shown to be very ef-
fective on many routing problems, including FPGA routing [7], IC global
routing [4{6] and even length-matching routing for PCB [37]. However, there
have been no attempts to use it to solve the escape routing problem. In this
chapter, we explore the possibility of applying this routing scheme to the
simultaneous escape routing problem and test its eectiveness through ex-
periments. In order to apply it to the escape routing, which is dierent from
traditional IC routing and FPGA routing problems, we propose a routing
graph to model the routing resources of the input pin grids. By applying
the negotiated routing scheme on the constructed routing graph, we build
a Negotiated Congestion based Escape Router (NCER). We compare the
routability of our NCER with that of Allegro (a commercial PCB router
from Cadence) on a set of industrial data. The experimental results show
that NCER has routability comparable to that of Allegro. Moreover, their
performances are complementary to each other, in the sense that most of the
cases that cannot be completed by Allegro are completed by NCER. There-
fore, NCER can be used as a supplement to Allegro: whenever Allegro fails,
NCER can be tried to complete the routing.
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Figure 3.2: A routing tile of cap(2,2,3): (a) horizontal capacity, (b) vertical
capacity, (c) diagonal capacity.
The remainder of this chapter is organized as follows. We dene the simul-
taneous escape routing problem in section 3.2. Then we discuss the construc-
tion of the underlying routing graph for the router in section 3.3. Section 3.4
reviews the negotiated congestion routing scheme and presents the details of
our router. Section 3.5 describes another application of our NCER: bus un-
tangling. Experimental results are reported in section 3.6 before conclusion
and discussion in the last section. This work is published in [38].
3.2 Problem Formulation
On the pin grid of a PCB routing instance, a routing tile (tile for short) is a
square region bounded by four neighboring pins. Each routing tile has a hori-
zonal capacity, vertical capacity and a diagonal capacity, limiting the number
of wires passing between orthogonally adjacent and diagonally adjacent pins.
In most industrial PCB designs, a routing tile's horizonal and vertical capac-
ities are both 2, while the diagonal capacity can be 3 or 4. Figure 3.2 shows
an example where the horizontal, vertical and diagonal capacities of a tile
are respectively 2, 2 and 3. The notation cap(2; 2; 3) denotes the capacities
of such a tile.
The simultaneous PCB escape routing problem can be stated as follows.
The problem inputs are two components and the net number n, where each
component is a rectangular pin grid, among which there are n pins labeled
from 1 to n. The objective is to obtain detailed routing from these pins to
the boundaries of the components so that ordering of the escaped pins along
two components' boundaries match each other (in order to provide a planar
topology for inter-component connections). The escape routing inside the
components is also required to satisfy the capacity constraints.
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Figure 3.3: The graph model for one tile.
3.3 Underlying Routing Graph
In order to facilitate the negotiated congestion based routing, we need an
underlying routing graph that correctly captures the planar property and
capacity requirements. In this section, we present our modeling of the pin
grids into a routing graph. We rst propose a graph model for a single routing
tile, then show the construction of the underlying routing graph by piecing
together the tiles.
3.3.1 Graph Model for a Tile
Figure 3.3 shows our graph model for one tile, which will be used as a unit
structure of the routing graph. We rst demonstrate that this unit structure
correctly models a tile of cap(2; 2; 3); then we show that it can be adapted
easily to model a tile of cap(2; 2; 4).
In this graph model, the square nodes on the boundaries will be shared
by neighboring tiles, and the circular nodes belong to this tile itself. Note
that each node in this graph model can only accommodate one net, i.e., the
node capacity is one. The square nodes are used to bound the horizontal and
vertical capacities, while the circular nodes form the bottleneck of diagonal
capacity. Figure 3.4 shows three distinct ways of routing nets through this
graph model, where the horizontal, vertical and diagonal capacities are fully
utilized, respectively. Theorem 5 shows the correctness of this graph model.
Theorem 5. This graph model correctly captures the capacities of a routing
tile of cap(2; 2; 3).
Proof. Take horizontal capacity for example. Since each node of the graph
model can only accommodate one wire, it follows that the maximum number
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Figure 3.4: Illustration for the graph model's (a) horizontal capacity, (b)
vertical capacity and (c) diagonal capacity.
s t
t
s s
t
Figure 3.5: Proof of Theorem 5: (a) horizontal min-node-cut, (b) vertical
min-node-cut, (c) diagonal min-node-cut.
of wires going through horizontally is the maximum number of horizontal
node-disjoint-paths from the left boundary to the right boundary of the graph
model, which is also the min-node-cut between source node s and sink node
t if we connect s to the leftmost two square nodes and connect t to the
rightmost two square nodes of the graph model, as shown in Figure 3.5(a).
It is easy to see that the min-cut-node is of size 2, as marked by the dashed
lines. Similar arguments can be applied to the vertical capacity and diagonal
capacity, which completes the proof.
The advantage of this graph model lies in that it can be easily modied
to model the routing tile with cap(2; 2; 4). By adding the four dashed edges
as shown in Figure 3.6(a), the diagonal capacity of this graph model is aug-
mented to four, without aecting the horizonal and vertical capacities. The
correctness can be veried in the same manner as our proof of Theorem 5.
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Figure 3.6: The graph model for a routing tile of cap(2,2,4).
3.3.2 The Entire Routing Graph
The graph models constructed inside each tile are then pieced together to
compose the routing graph of a component. Notice that the rectangular
nodes in the gures are shared by adjacent tiles in a component. Therefore,
the routing graph inside a component is connected. We also need to establish
connections between the two components. In our implementation, we use a
regular grid outside the components to connect them. Each boundary node
of the component graphs is connected to a neighboring node in the outer grid
graph, as illustrated in Figure 3.7. If the routing problem has n nets (i.e.,
each component has n pins to be escaped), then the outer grid graph has
an n column/row margin around the components and an n column spacing
between the two components. This margin and spacing guarantees the neces-
sary routing resources between the boundaries of the two components. The
following theorem shows that the routability of the original routing prob-
lem is preserved in our routing graph. The proof is omitted due to space
limitation.
Theorem 6. For any simultaneous escape routing instance, there exists a
valid routing solution if and only if there exists a node-disjoint routing solu-
tion in the routing graph constructed.
3.4 Negotiated Congestion
The negotiated congestion based routing scheme [7] has been widely used
in FPGA routing and global routing, due to its balance of performance and
39
Left
Component
Right
Component
#Net#Net#Net
#
N
et
#
N
et
Figure 3.7: The whole routing graph.
routability. In this routing scheme, routability is achieved by forcing all the
nets to negotiate for a resource and thereby determine which net needs the
resource most. Some nets may use shared resources that are in high demand
if all alternative routes utilize resources in even higher demand; other nets
will tend to spread out and use resources in lower demand. All the nets are
iteratively rerouted until no more resources are shared.
We apply this routing scheme on our routing graph to build our Negotiated
Congestion based Escape Router (NCER). In the constructed routing graph
G, the cost cv of a node v is computed by the following formula:
cv = bv + hv  pv
where bv and hv are respectively the base cost and history cost of node v,
and pv denotes the number of nets currently occupying node v. Our NCER
works as follows. Before the routing starts, hv and pv are set to zero, so
cv = bv for each node v. In the initial iteration, the n nets are routed one
by one using the shortest path algorithm. Rip-up and reroute will then
be performed if congestion exists, i.e., if there exists a node in the routing
graph G that is occupied by more than one net. In each iteration of rip-up
and reroute, every net is rerouted, even if the net does not pass through a
congested area. In this way nets passing through uncongested areas can be
diverted to make room for other nets currently in congested regions. At the
beginning of each rip-up and reroute iteration, the history cost hv of every
currently congested node v is increased by . Note that  increases with
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iterations, which potentially causes nets to spread out from the congested
areas more rapidly in subsequent iterations. The procedure terminates when
all the routes are disjoint. The pseudocode of our NCER is listed below.
Algorithm NCER(G; n):
for each node v in routing graph G do
hv  0; pv  0; cv  bv;
Route all the n nets by shortest path algorithm;
Update pv and cv for each node v;
 1;
while 9 congestion do
for each congested node v do
hv  hv +;
Update cv;
for i 1 to n do
Rip-up and reroute net i;
Update pv and cv of each aected node v;
 + 1;
3.5 Application on Bus Untangling
Another application of NCER is the bus untangling problem studied in [39].
Given two columns of pins with labels f1 : : : ng on each column, the bus
untangling problem is to detour the pins to make the ordering match in the
middle (see Fig. 3.8 for an example). The detouring must also satisfy the
capacity requirements between adjacent pins in each column. [39] provides
an optimal algorithm for a single detour untangling problem, in which the
detouring is only allowed in one column of pins. However, if we are allowed
to detour on both sides, we can redistribute the occupied vertical tracks
to two sides so that the maximum number of vertical tracks used on one
side is reduced. Figure 3.8 gives an illustration of this observation. If we
detour only on the left pin column (single detour), then we need to use
two vertical tracks behind it. If the space behind the two pin columns is
limited and can only accommodate one track, then this routing is invalid.
If we are allowed to detour on both sides, we end up using one track on
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each side, making the solution valid. Moreover, some inputs may not have
single detour solutions. For example, if the left pin column is f3; 4; 1; 2g
and the right column is f1; 2; 3; 4g from top to bottom, then there exist no
single detour solutions. However, if we can detour on both sides, the above
conguration has a solution.
(a) (b)
Figure 3.8: Bus untangling: (a) single detour untangling vs. (b) two sides
untangling. Untangling on both sides reduces the maximum track usage on
one side.
We can view the bus untangling problem as a special case of the escape
routing problem, in which each pin column constitutes a component. We
can apply our NCER to obtain a routing solution. Since NCER allows de-
tours anywhere, the solution can have detours on both sides. Therefore,
NCER produces solutions with less maximum track usage. It may also solve
problems that cannot be solved by single detour untangling.
3.6 Experimental Results
We implemented our NCER in C++ and carried out the experiments on a
Linux system with 2:8GHz CPU and 4GB memory. We tested NCER on
14 industrial test cases. Each of these problems takes approximately eight
hours for an experienced layout engineer to manually complete the routing.
Table 3.1 displays the detailed information about these test cases as well
as performance comparison with Cadence PCB router Allegro. #Row and
#Col denote the number of rows and columns of the input pin grids, and
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Completion rate refers to the percentage of successfully routed nets in a test
case.
From Table 3.1, we can see that that NCER and Allegro are comparable
in terms of routability: both solved 7 out of the 14 test cases. Note that
we use the total number of successfully routed cases as the measurement
of routability instead of the completion rate of individual test cases. This
is because completion rate does not reect the actual rate of success. It is
highly possible that a few unrouted pins are deeply buried inside the routes
produced by an automated router and the only way to route those pins is
to rip up and reroute most of the routed nets. Therefore, the number of
completely routed cases is a better measurement of routability.
More interestingly, the performances of the two routers are complementary,
in the sense that most of the test cases that cannot be accomplished by
Allegro are 100% routed by NCER and most of the test cases that cannot
be completed by NCER are completed by Allegro. Therefore, NCER can
be used as a supplement to Allegro: whenever Allegro fails, NCER can be
tried to obtain the routing. The runtime of NCER varies for dierent test
cases (ranging from 20 to 6000 seconds for this set of data). It is dicult to
compare NCER's runtime with that of Allegro, since Allegro is an integrated
router that performs not only escape routing inside the components but also
detailed routing between the components, and it is dicult to separate the
escape routing time out of the total.
We do not have permission to display the routing solutions of the industrial
test cases in Table 3.1, since they are condential. We derived a simultaneous
escape routing test case (with 45 nets) from these industrial data, and its
routing solution generated by NCER is displayed in Figure 3.9.
We also applied NCER on two bus untangling problems. The rst problem
can be solved by the algorithm in [39], using 7 vertical tracks in the back
of the left column. However, if we use NCER and detour on both sides,
the maximum track number required on each side is only 4 (shown in Fig-
ure 3.10). The second problem can never be solved by the algorithm in [39],
since it contains forbidden patterns for single detour untangling. However,
NCER is able to solve it easily by detouring on both sides (see Figure 3.11).
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Figure 3.9: NCER's routing solution of a simultaneous escape routing
problem with 45 nets.
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Table 3.1: NCER vs. Cadence Allegro on industrial simultaneous escape
routing test cases
Test left pin grid right pin grid Completion rate
Cases #Nets #Row#Col #Row#Col Allegro NCER
Ex1 39 2110 1014 100% 79%
Ex2 36 149 208 100% 100%
Ex3 18 812 88 100% 100%
Ex4 26 1316 1313 95% 100%
Ex5 52 1113 295 80% 77%
Ex6 40 77 108 100% 85%
Ex7 64 188 176 90% 78%
Ex8 32 166 166 100% 100%
Ex9 41 117 1415 100% 93%
Ex10 37 814 115 95% 100%
Ex11 58 266 306 96% 100%
Ex12 36 1614 913 100% 86%
Ex13 38 1214 1715 70% 100%
Ex14 39 1818 1513 80% 77%
# of routed problems 7/14 7/14
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Figure 3.10: Applying NCER on bus untangling problem: result of NCER
(b) has less maximum track usage than that of single detour untangling (a).
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Figure 3.11: Applying NCER on bus untangling problem: NCER solves
problem that cannot be solved by single detour untangling.
3.7 Conclusion
In this chapter, we study the feasibility of applying negotiated congestion
routing scheme to simultaneous escape routing problems. Through exper-
iments, we observe that the Negotiated Congestion based Escape Router
(NCER) has performance comparable to that of the Cadence Allegro PCB
router. Moreover, the two routers exhibit complementary behaviors. Com-
bining them greatly improves the routability. This observation certainly
opens more opportunities in the research of PCB routing. Successful rout-
ing techniques from other areas (like FPGA routing and IC routing) can be
adapted to PCB routing despite its unique features (planar routing, strict
length requirements, grid structure, etc.).
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CHAPTER 4
LAYER ASSIGNMENT OF PCB ROUTING
4.1 Introduction
As the scale of modern electronic systems becomes larger and larger, the
design of printed circuit boards (PCB) becomes more and more complex.
Nowadays, a dense PCB hosts tens of thousands of pins. Manually routing
such a large number of pins, which is what the industry has been doing, is a
tedious and error-prone job. Therefore, design automation of PCB routing
becomes a necessity.
The PCB routing problem is usually divided into two phases: (1) escape
routing, which is to route nets from pin terminals to component (MCM,
memory, etc.) boundaries (see the solid lines in Fig.4.1), and (2) area rout-
ing, which is to route nets between component boundaries (see the dashed
line in Fig.4.1). In this chapter, we focus on the escape routing part. In
practice, nets are usually grouped as buses and the nets from the same bus
are expected to be routed together [17, 19,40]. Directly applying net-centric
escape routing algorithms may mix up the nets of dierent buses (as illus-
trated in Fig.4.1), which is not desired. It is observed from industrial manual
routing solutions that the pins are usually escaped straight to the compo-
nent boundaries with minimal detours. Therefore, the escape routes of all
the pins of a bus are typically within one of its projection rectangles, which
is obtained by projecting the bounding box of the bus pin cluster to one of
the component boundaries [17, 19, 40]. Fig.4.2(a) demonstrates the concept
of projection rectangle of a bus.
Due to the huge pin count and high density of the pin array, it usually
requires multiple layers to escape the buses without any conict. In fact,
modern PCBs may contain more than 20 layers of routing [3]. The fabrication
cost dramatically increases when more layers are needed, so we want to use as
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b1 b2
Figure 4.1: A sample net-centric escape routing solution for a problem with
two buses. Nets of these two buses are mixed up.
few layers as possible to accommodate all the buses. Therefore, how to assign
the escape routing of buses to dierent layers becomes an important issue.
Another practical issue we observed is that a large bus is usually decomposed
into two or more smaller buses, and these smaller buses are required to be
routed on consecutive layers, as illustrated in Figure 4.2. Figure 4.2(b) is a
large bus, which contains too many pins to be routed within its projection
rectangle on one layer, so it is decomposed into two smaller buses, as shown
in Figure 4.2(c) and Figure 4.2(d). The two resultant buses are able to
be routed on one layer each; however, they are required to be placed on
consecutive layers. This adds more constraints to the bus layer assignment
problem.
Several previous works addressed this layer assignment problem for bus es-
cape routing. Kong et al. proposed in [19] an optimal algorithm to determine
if all the buses can be assigned to a single layer. Yan et al. in [40] optimally
solved the layer assignment for multiple layers. However, these two works
are based on the assumption that all the buses are escaped along the same
boundary of a component, which greatly restricted the solution quality. Let
us take the two buses b1 and b2 in Figure 4.1 as an example. Two layers are
needed if both buses are routed to the right (left) boundary of the left (right)
component, since otherwise they are mixed up. On the contrary, if bus b1 is
escaped to the top boundary, the two buses can be routed on one layer with-
out mixing, as shown in Figure 4.3. Recently in [17], an optimal algorithm
is presented for nding a maximum independent set of bus projection rect-
angles escaping from one component on a single layer. The general problem
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(a) (b)
(c) (d)
Figure 4.2: (a) illustrates the bus projection rectangle; (b), (c) and (d)
show the bus decomposition issue: the large bus in (b) cannot be routed
within its projection rectangle on one layer, so it is decomposed into two
smaller buses ((c) and (d)), each of which is able to be routed on one layer.
However, the two resultant buses are required to be routed on consecutive
layers.
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b1 b2
Figure 4.3: The two buses can be routed on one layer if bus b1 is escaped to
the top boundary.
of optimal layer assignment of bus projection rectangles remains open and is
the subject of this chapter.
Our contributions in this work are summarized as follows:
 We propose a branch-and-bound based algorithm, which optimally
solves the problem of layer assignment for bus escape routing. The
buses are allowed to be escaped to any of the component boundaries,
and the constraints of consecutive layer assignment for buses gener-
ated after decomposition can also be properly taken care of during the
searching.
 We observe through experiments that integer linear programming (ILP)
is very ecient for nding maximum independent set and minimum col-
oring of bus projection rectangles, which makes it practical to integrate
ILP into the branch-and-bound searching for upper and lower bounds
computation.
 An eective min-cut based algorithm is developed to preprocess the
bus projection rectangles, so that the search tree is constructed in such
a way that early pruning is more possible, which further improves the
searching eciency.
The rest of this chapter is organized as follows: Section 4.2 denes the
problem of layer assignment for bus escape routing; Section 4.3 presents
our optimal algorithm for solving this problem; Section 4.4 reports the ex-
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perimental results on some industrial data, and Section 4.5 concludes this
chapter. This work is published in [41].
4.2 Problem Formulation
In our layer assignment problem of bus escape routing, we are given two
components Ca and Cb, where Ca is located on the left and Cb is located
on the right, facing each other. Other positions or orientations of the com-
ponents can lead to similar discussions. We are also given a set B of n
buses fb1; b2; : : : ; bng connecting the two components, so we have n projec-
tion rectangles in each component representing the escape routing regions of
the buses.
Some buses may have internal conict, e.g., b1 and b2 in Figure 4.4(a).
We say that two buses have internal conict if and only if their projection
rectangles overlap in Ca or Cb. Some buses may have external conict, e.g.,
b1, b2 and b3 in Figure 4.4(b). We say that three or more buses have external
conict if and only if they cannot have a planar routing between the compo-
nent boundaries (note that two buses can always be routed without external
conict). If a set of buses does not have either internal conict or external
conict, we say that it is a feasible set. Figure 4.4(c) shows a feasible set.
Some buses come from the decomposition of a large bus, and they are
required to be assigned to consecutive layers. We refer to this as a consecutive
assignment constraint. In our problem input, we have a set of p consecutive
assignment constraints, fG1; G2; : : : ; Gpg, where Gi  B, and the buses in
Gi have to be assigned to consecutive layers, 8i 2 f1; 2; : : : ; pg.
Our objective is to nd a feasible layer assignment of all the buses with a
minimum number of layers, satisfying the consecutive assignment constraints.
We now formally dene the layer assignment problem of bus escape routing
as follows:
Denition 2. Layer Assignment Problem of Bus Escape Routing -
We are given a set B of n buses fb1; b2; : : : ; bng connecting between two com-
ponents Ca and Cb, as well as a set of p consecutive assignment constraints
fG1; G2; : : : ; Gpg, where Gi  B, 8i 2 f1; 2; : : : ; pg. The objective is to as-
sign all the buses to a minimum number of layers, such that the buses in
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Figure 4.4: (a) Internal conict, (b) external conict, (c) a feasible set.
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each layer is a feasible set, and the consecutive assignment constraints are
satised.
4.3 Optimal Layer Assignment
In this section, we present our optimal algorithm to solve the layer assignment
problem. Our approach is based on branch-and-bound searching. We rst
give two algorithms which can eciently compute an upper bound and a
lower bound for the layer assignment problem, respectively; then we show
how they are integrated into the searching process. Moreover, a min-cut
based heuristic is developed to arrange the buses in a proper ordering in
the search tree so that early pruning is encouraged, which helps improve the
eciency of the searching process.
4.3.1 Upper Bound Computation
We rst ignore the consecutive assignment constraints, and we will show later
how to take those constraints into account during the branch-and-bound
searching. An upper bound can be computed by nding a feasible layer
assignment, i.e., the buses assigned to each layer form a feasible set. To
compute a feasible set, we rst nd a set of buses without internal conict,
then resolve the external conict if any exists. By iteratively nding a feasible
set, a greedy method is developed to compute a feasible layer assignment.
Resolving Internal Conict
Given a set of buses B, we rst use ILP to compute a maximum set of buses
S without internal conict. Let bi?bj denote that bus bi and bus bj have
internal conict, and let xi be a 0-1 variable indicating whether bus bi 2 B
is selected into S or not. The following procedure Ilp-Mis(B) returns the
maximum set of buses S without internal conict.
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Algorithm Ilp-Mis(B):
S  ;;
Solve the following ILP:
Maximize
X
i:bi2B
xi
Subject to
xi + xj  1, if bi?bj;8bi; bj 2 B.
xi 2 f0; 1g, 8bi 2 B.
for each bus bi 2 B do
if xi = 1 then
S  S [ fbig;
return S;
We observe from experiments that this kind of ILP can be solved very
eciently by modern solvers. The chapter [17] gave an O(N6) algorithm for
computing the maximum independent set of bus projection rectangles within
one component, where N is the total number of buses. We compare their
algorithm with our ILP approach, and results show that our ILP approach
can solve the problem much faster (see Section 4.4 for details).
Resolving External Conict
The buses in S may still have external conict, and we want to nd from
S a maximum subset S that has no external conict. Figure 4.5 shows
an example. We can obtain a sequence of the buses in S by traversing the
boundaries of Ca clockwise (assume we start from its upper-left corner), and
we call it a clockwise traversal of Ca (denoted by Ta). Similarly, we can
obtain another sequence of the buses in S by traversing the boundaries of Cb
counter-clockwise (assume we start from its upper-right corner), and we call
it a counter-clockwise traversal of Cb (denoted by T
0
b). Ta and T
0
b in Figure 4.5
are respectively < b1; b2; b3; b4; b5 > and < b3; b4; b2; b5; b1 >. The following
theorem can be easily observed.
Theorem 7. A set of buses without internal conict does not have external
conict if and only if Ta matches either T
0
b or one of its rotations.
Note that we need to consider the rotations, since the traversal is actually
a circular ordering and the starting position should not be xed (if Ta is
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Figure 4.5: Buses without internal conict have external conict.
xed, we need to check all the rotations of T 0b). For example, in Figure 4.5,
the rotations of T 0b include < b4; b2; b5; b1; b3 >, < b2; b5; b1; b3; b4 >, and so
on. We can assume T 0b itself is also one of its rotations. Based on Theorem 7,
we can compute the longest common subsequences (LCS) of Ta and each
rotation of T 0b, and the one with the maximum length gives the maximum
subset S without external conict. In Figure 4.5, Ta < b1; b2; b3; b4; b5 >
and one rotation of T 0b < b1; b3; b4; b2; b5 > give a LCS of maximum length,
which is < b1; b3; b4; b5 >, so the maximum subset S
 without external conict
is fb1; b3; b4; b5g. Tang et al. showed in [42] that LCS can be computed in
O(N log logN) time where N is the length of the input sequences. We now
have an algorithm to compute a feasible set, which is shown below.
Algorithm FindFeasibleSet(B):
S  Ilp-Mis(B);
Get the traversals Ta and T
0
b of the buses in S;
Compute the LCSs of Ta and each rotation of T
0
b;
Let maxLCS be the one with maximum length;
S  all the buses in maxLCS;
return S;
Algorithm for Computing Upper Bound
Iteratively nding a feasible set gives us an upper bound on the optimal
number of layers:
55
Algorithm CalUpperbound(B):
upperbound  0;
while B is not empty do
S  FindFeasibleSet(B);
B  BnS;
upperbound  upperbound +1;
return upperbound;
4.3.2 Lower Bound Computation
Similarly, we rst ignore the consecutive assignment constraints. Considering
internal conict and external conict separately gives us two lower bounds
on the optimal number of layers.
If we only consider internal conict, the layer assignment problem be-
comes a minimum coloring problem of all the bus projection rectangles such
that the buses assigned the same color do not overlap in Ca and Cb. The-
oretically, it is a hard problem1. Again, we use ILP to solve this problem.
Let fxi1; xi2; : : : xikg be the set of 0-1 variables indicating whether bus bi is
assigned to layer 1, layer 2, . . . , or layer k, respectively. The following pro-
cedure can be used to check if there is a way to assign the buses into k layers
without internal conict. A lower bound can be obtained by performing a
binary search on k.
Algorithm Ilp-Color(B, k):
Check if there exists a solution to the following constraints:
kX
l=1
xil = 1, 8bi 2 B.
xil + xjl  1, 8l = 1; 2; : : : ; k, if bi?bj, 8bi; bj 2 B.
xi1; xi2; : : : ; xik 2 f0; 1g, 8bi 2 B.
if Yes then return true;
else return false;
If we only consider external conict, another lower bound can be obtained.
We rst compute the clockwise traversal Ta of Ca and also the clockwise
1The minimum coloring problem for bus projection rectangles is NP-complete even
within one component, which can be proved by reduction from the circular arc coloring
problem [43].
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Figure 4.6: Clockwise traversal Ta and clockwise traversal Tb.
traversal Tb of Cb. Note that this time Ta and Tb contain all the buses of B.
We then compute the LCSs of Ta and each rotation of Tb, and denote the
one with maximum length by maxLCSR, which means the reversed LCS is
maximum length. It is easy to gure out that any three buses in maxLCSR
have external conict, so they cannot be assigned to the same layer. As a
result, d jmaxLCSRj
2
e is a lower bound of the number of layers required.
Figure 4.6 gives an example of seven buses. Ta is < b1; b2; b3; b4; b5; b6;
b7 >, Tb is < b3; b1; b5; b2; b4; b6; b7 >, and maxLCS
R is computed as <
b1; b2; b4; b6; b7 >. It is easy to check that any three of the ve buses in
maxLCSR cannot be assigned to the same layer. Therefore, d5
2
e = 3 is a
lower bound.
4.3.3 Branch-and-Bound Searching
In this section, we show how the layer assignment problem is solved opti-
mally by using branch-and-bound searching. The consecutive assignment
constraints can be properly taken care of during the searching. We describe
the searching process by a search tree, in which an internal node represents
a set of solutions while a leaf node represents either a single solution or an
early termination of a searching branch.
Branching Rules
The root of the tree represents the set of all solutions (an optimal one exists
for the original problem). We start from the root and visit dierent parts of
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Figure 4.7: The search tree structure.
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Figure 4.8: Sample of branch-and-bound method.
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the tree by assigning certain buses to specic layers. There are two stages
of our search tree, as shown in Figure 4.7. The rst stage deals with the
groups of buses with consecutive assignment constraints, where the nodes on
each level enumerate all possible layer assignments of one group; the second
stage handles the other buses without constraints, where the nodes on each
level enumerate all possible layer assignments of one bus. We assume that
the ordering of the groups (buses) in which we branch out have already been
determined, and we will show in Section 4.3.4 how this ordering can be found
such that early pruning is more possible.
The consecutive assignment constraints are handled in the rst stage.
These constraints are guaranteed to be satised by a systematical enumer-
ation. Let us consider the following example. We have a set B of 5 buses
fb1; b2; b3; b4; b5g as well as two groups G1 = fb1; b2g and G2 = fb3; b4g. Let
us assume, w.l.o.g., that the ordering for branching is set to be G1; G2; b5.
The sample search tree is shown in Figure 4.8, with node S0 as the root.
In the rst level, we enumerate all possible layer assignments for G1, e.g.,
node S11 represents the set of solutions with b1 assigned to layer 1 and b2
assigned to layer 2 (while node S21 may represent the set of solutions with
b1 assigned to layer 2 and b2 assigned to layer 1). At node S
1
1 , we branch
out to the next level, where the layer assignments for G2 are enumerated,
e.g., node S12 represents the set of solutions with b3 assigned to layer 1 and
b4 assigned to layer 2, in addition to the previous assignment of b1 and b2.
Now, there are no more groups with consecutive assignment constraints, so
the branching process can enter the second stage, and the layer assignment
of bus b5 is enumerated in the next level. In this way, we will branch out to
many subproblems and search the whole solution space.
Pruning Rules
In the search tree, some nodes with their subtrees together will never con-
tribute an optimal solution, and good pruning rules help to nd such nodes
to reduce runtime. If a node is infeasible, that is, internal conict or exter-
nal conict exists for the pre-assigned buses, it will be pruned. Besides, if a
node's lower bound is no less than the global upper bound (denoted by Oub),
it will also be pruned. This can be checked by the procedure Ilp-Color()
in Section 4.3.2. Note that additional constraints for the pre-assigned buses
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Figure 4.9: Computing LCS when there are pre-assigned buses.
need to be added into the ILP of Ilp-Color() for this step. For example,
at node S11 of Figure 4.8, bus b1 is assigned to layer 1 and bus b2 is assigned
to layer 2, so the constraints x1;1 = 1 and x2;2 = 1 have to be added. The
global upper bound Oub is maintained during the searching, and it is up-
dated whenever a better one is found. Note that the upper bound is only
computed for the nodes where the buses with consecutive assignment con-
straints are all pre-assigned to some layers, i.e., an upper bound will not
be computed for a node in the middle of the rst stage. This is because
our upper bound computation (the procedure CalUpperbound() in Sec-
tion 4.3.1) does not enforce the consecutive assignment constraints. From the
end of the rst stage, upper bounds are computed for the nodes. Similarly,
additional constraints for the pre-assigned buses need to be added to the ILP
of the procedure Ilp-Mis() in Section 4.3.1. In addition, the pre-assigned
buses also need to be addressed when LCS is computed between the two
traversals. Basically, we compute the local LCSs between the pre-assigned
buses and then concatenate them. Figure 4.9 shows an example where b1
and b4 are pre-assigned buses in this layer. The local LCS between b1 and b4
is < b2; b3 >, and the local LCS after b4 is < b6; b7 >, so concatenating them
gives the LCS: < b1; b2; b3; b4; b6; b7 >. With these bounds computation and
pruning rules, we can search the solution space faster.
Target-Oriented Searching Rules
Our target-oriented branch-and-bound searching algorithm is divided into
rounds. In each round, we set a target which is used as a threshold to decide
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whether a node should be visited in this round. For example, in the rst
round, the target will be computed as: target = Olb + C, where Olb is the
global lower bound of the original problem (the root in Figure 4.7), and C is
a constant (set to 2 in our experiments). Actually, target is a guess we make
on the optimal number of layers. If the lower bound of a node we reached
is greater than target, this node will be marked and its subtree will not be
visited in this round (may be visited in the following rounds). After one
round, the global lower bound Olb is updated as target + 1, and target will
then be updated as target + C. Note that a subtree which is explored in a
previous round will not be repeatedly visited in any subsequent rounds. In
general, this target-oriented searching strategy will search nodes with smaller
lower bounds in earlier rounds. This idea is derived from the branch-and-
bound algorithm described in [44]. In our target-oriented branch-and-bound
algorithm, there are three conditions under which we can stop searching: (1)
A feasible solution is found at a node whose upper bound equals to the global
lower bound; (2) Current round is nished and the global upper bound Oub is
less than or equal to target+1; (3) All possible nodes are visited and searched.
Putting all the above steps together, we have the following pseudo-code
for our Target-Oriented Branch-and-Bound (TOBB) algorithm.
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Algorithm TOBB(B; fG1; G2; : : : ; Gpg):
Compute Olb using Ilp-Color() and binary search;
Compute maxLCSR;
Olb  d jmaxLCSRj2 e, if d jmaxLCS
Rj
2
e > Olb ;
target  Olb + C; // init target
Oub  n; // init Oub as the number of buses
poolcur  fnode S0g; // a queue of internal nodes
poolnext  ;; // a queue of internal nodes
basket ;; // a stack of internal nodes
repeat
while poolcur is not empty do
S  get a node from poolcur;
Push S into basket;
while basket is not empty do
S  pop a node from basket;
if conict exists for pre-assigned buses in S then
continue; // this subtree is pruned
if ! Ilp-Color(B;Oub   1; S) then
continue; // this subtree is pruned
if ! Ilp-Color(B; target; S) then
Put S into poolnext; // S is not visited now
continue;
if rst stage nished then
Sub  CalUpperbound(B;S);
if Sub = Olb then return Sub;
if Sub < Oub then Oub  Sub;
Generate and push all children of S into basket;
if Oub  target+ 1 then return Oub;
if poolnext is empty then return Oub;
poolcur  poolnext; poolnext  ;;
Olb  target+ 1; target target+ C;
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4.3.4 Min-Cut Based Bus Ordering Algorithm
The ordering of the buses in the search tree aects the searching eciency.
For example, two buses bi and bj overlap with each other, so they cannot be
assigned to the same layer. Suppose bus bi is assigned to a specic layer at
some internal node S, and the subtree rooted at S is being searched. After
going down the tree many levels by enumerating the layer assignments for
some other buses, we arrive at the level for bus bj. When we try to assign
bj to the same layer with bi, we realize that conict exists and this searching
direction should be terminated. Actually, this searching direction could have
been terminated much earlier if bj were immediately after bi in the bus order-
ing, so that the solution space could be explored much faster. Therefore, we
develop an algorithm to determine the bus ordering for searching eciency.
Intuitively, we want to construct the search tree in a way that the subtrees
containing infeasible solutions are pruned as early as possible. It is observed
that early pruning is favored when the buses with more conict with each
other stay closer in the bus ordering. Based on this observation, we develop
our min-cut based bus ordering algorithm, which is described below with a
concrete example.
 Build a correlation graph of the buses. This graph depicts the conict
information of all the buses. Each vertex represents a bus. For ev-
ery two buses with internal conict, we add an edge with weight win
between the two corresponding vertices. For every three buses with
external conict (and without internal conict), we add an edge with
weight wex between each two of the three corresponding vertices. In
our implementation, win is set to 10 and wex is set to 1. Figure 4.10(a)
shows a problem instance with 7 buses and 2 groups, and Figure 4.10(b)
is the correlation graph constructed.
 Merge the vertices belonging to the same group. The edges connecting
a vertex outside the group and the vertices inside the group are also
merged, and their weights are summed up. Figure 4.10(c) shows the
graph after merging. The groups need to be placed at the head of the
ordering (in the upper level of the search tree), and the other buses are
placed at the tail (in the lower level of the search tree), so a partial
ordering is found and now the graph becomes two separate subgraphs.
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The partial ordering in Figure 4.10(c) is fG1; G2g; fb5; b6; b7g.
 We then iteratively apply the min-cut algorithm on both subgraphs.
Each subgraph further divides into two smaller subgraphs after cut-
ting, and a ner partial ordering is obtained. Our strategy for deciding
the relative ordering of the two smaller subgraphs is as follows: the
one with more conict with the buses in front is put closer to the head
of the ordering, so that potentially more pruning can be done ear-
lier in the search. In Figure 4.10(d), fG1; G2g is cut into G1 and G2,
and fb5; b6; b7g is cut into fb5; b6g and b7. The new partial ordering
is G1; G2; fb5; b6g; b7. Since fb5; b6g has more conict with fG1; G2g,
it is put in front of b7 in the ordering. The min-cut algorithm is it-
eratively applied until each subgraph contains only one vertex, and a
complete ordering is decided. In Figure 4.10(e), fb5; b6g is cut into b5
and b6, and b6 is placed in front of b5 since b6 has more conict with the
buses in front. Thus, a complete ordering is obtained. The min-cut of
an undirected edge-weighted graph G(V;E) can be computed in time
O(jV jjEj+ jV j2 log jV j) [45].
4.4 Experimental Results
We implemented our algorithms in C++, with Gurobi Optimizer [26] em-
ployed as our ILP solver. We rst test using ILP to nd maximum inde-
pendent set (MIS) and minimum coloring (MC) of bus projection rectangles.
The results are shown in Table 4.1. The test cases are the same as those
in [17], and each test case contains only one component. Results show that
ILP is quite ecient in solving MIS and MC, making it practical to be em-
bedded into branch-and-bound search. We can see that ILP solves MIS in
much shorter time compared with the optimal algorithm proposed in [17].
We then test our branch-and-bound algorithm on a set of test cases derived
from industrial data. Each test case contains a set of buses connecting two
components, and some of them have consecutive assignment constraints. The
results are displayed in Table 4.2. The column \# Bus" and the column \#
Group" show the number of buses and the number of groups with consecu-
tive assignment constraints, respectively. The column \# Net" indicates the
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Figure 4.10: (a) A bus escape routing instance. (b) The correlation graph
constructed. (c) The correlation graph after merging; the vertices
representing groups and the ones representing other buses are separated.
(d) Applying the min-cut algorithm. (e) Applying the min-cut algorithm
again.
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Table 4.1: Runtime of ILP on MIS and MC
Test # # Runtime of MIS (sec) Runtime of
Cases Bus Net ILP [17] MC (sec)
Ex1 8 272 0.003 0.005 0.010
Ex2 8 680 0.004 0.005 0.011
Ex3 11 712 0.004 0.007 0.016
Ex4 13 286 0.005 0.011 0.015
Ex5 14 644 0.005 0.015 0.016
Ex6 43 1539 0.012 0.272 0.423
Ex7 44 1428 0.012 0.320 0.439
Ex8 64 762 0.028 1.320 1.024
Table 4.2: Results of our branch-and-bound algorithm
Test # # # Results
Cases Bus Group Net Opt. # Layer Runtime (sec)
bb10 10 0 358 3 0.31
bb12 12 2 168 4 2.27
bb20 20 3 484 4 36.8
bb30 30 3 610 6 4.53
bb40a 40 0 432 10 932
bb40b 40 8 588 10 4299
bb50 50 6 946 7 546
bb60 60 8 1156 6 1842
total number of nets contained in the buses for each test case. The column
\Results" reports the optimal number of layers and the runtime. The exper-
iments are performed on a Linux workstation with two 3.0GHz Intel Xeon
CPUs and 4GB memory.
4.5 Concluding Remarks
In this chapter, we propose a novel branch-and-bound based optimal al-
gorithm for the layer assignment problem of bus escape routing on PCBs.
The practical consecutive assignment constraints are addressed and handled.
This is the rst optimal algorithm proposed in the literature for this problem.
Experimental results on industrial data validate our approach.
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CHAPTER 5
ROUTING WITH GRAPHENE
NANORIBBONS
5.1 Introduction
The semiconductor industry has showcased a spectacular exponential growth
in the number of transistors per integrated circuit for several decades, as pre-
dicted by Moore's law. However, maintaining this exponential growth rate
in the future is a major challenge. Conventional CMOS devices are facing
a growing number of issues as feature sizes scale down, including increased
wire resistivity due to surface and grain-boundary scattering, increased leak-
age power, signicant mobility degradation, and large dopant uctuations.
Chemically synthesized nanoscale materials{such as nanowires, carbon nan-
otubes (CNTs), and graphene nanoribbons (GNRs){have been shown to have
favorable device properties, new device characteristics, and large integra-
tion capability through new fabrication techniques. These nanoscale devices
have signicant potential to revolutionize the fabrication and integration of
electronic systems and operate beyond the perceived scaling limitations of
traditional CMOS.
Recently, a signicant number of studies have focused on building eld-
eect transistors (FETs) using CNTs and GNRs. CNFETs are eld-eect
devices that use CNTs for their channels, while GNRFETs use thin ribbons
of graphene as the channel material. The primary advantage of GNRFETs
over CNFETs is the two-dimensional structure of graphene. Since graphene
is created in large homogeneous sheets, it can be grown and patterned using
standard planar processing technology. This makes it easier to work with
than nanotubes, which require a bottom-up method of fabrication in which
the tubes must be aligned and placed either during growth or in a subsequent
processing step. Recently, top-gated GNRFETs of various gate lengths have
been fabricated with peak cuto frequencies up to 26 GHz for a 150nm gate
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Figure 5.1: Layout of a GNRFET design. (a) Optical image of the device
layout. (b) Scanning electron microscopy image of the graphene channel
and contacts. (c) Schematic cross section of the graphene transistor.
length [46] (see Figure 5.1). Results indicate that if the high mobility of
graphene can be preserved during the fabrication process, a cuto frequency
approaching terahertz may be achieved for GNRFET with a gate length of
50nm [8,46].
While previous innovations in GNR electronics originated at the individual
device level, realizing the true impact on electronic systems demands that
we translate these device-level capabilities into system-level benets. This
translation requires new design automation algorithms for GNR nanocircuits
that honor the unique constraints imposed by GNRs and target the key
advantages they oer. Design automation has always kept pace with the
advance of semiconductor technology. Research in design automation usually
starts even before the technology is actually put in use. Given the great
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potential of GNR-based nanoelectronics, it is important to start research
on the related design automation issues. This chapter focuses on the GNR
routing problem.
Due to the unique benzene-like hexagonal ring structure of graphene,
metallic zig-zag GNRs can be of three dierent orientations, implying a rout-
ing grid very dierent from the rectangular grid for conventional metal rout-
ing. Furthermore, the delay of a metallic GNR wire is determined not only
by its length but also by the number of bendings and the angle of bendings
along its path. Obviously, the maze routing algorithm pervasively used in
traditional IC routers is not applicable to such a routing problem. We need
a new routing model to capture the unique routing grid and delay metric.
In this chapter, we propose to formulate the single-net GNR routing prob-
lem as a minimum hybrid-cost shortest path problem on a triangular mesh
(\hybrid" means that both the length and the bendings are integrated to-
gether as the cost). This problem is them modelled as a shortest red-black
path problem by expanding the graph. We then perform another graph ex-
pansion and show that by applying classical shortest path algorithm, i.e.,
Dijkstra's algorithm on the expanded graph, the shortest red-black path
problem can be optimally solved. This leads to an optimal algorithm for
the minimum bending-cost shortest path problem. The algorithm is then
tted into a negotiated congestion based routing scheme to solve a multi-net
problem. This is the rst time that the GNR routing problem is formulated
and studied.
The rest of this chapter is organized as follows: Section 5.2 introduces the
necessary background of graphene nanoribbons. Section 5.3 formulates the
GNR routing problem. The problem is then optimally solved in Section 5.4.
Section 5.5 gives the negotiated congestion based routing scheme used to
address mulit-net routing. Section 5.6 shows some preliminary experimental
results and Section 5.7 concludes the chapter. This work is published in [47].
5.2 Background
Carbon nanomaterials are composed primarily of benzene-like hexagonal
rings of carbon atoms. Each edge of the hexagon is an sp2 carbon-carbon
bond with a bond length of roughly 0.14nm. The intrinsic physical and
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armchair edge state zigzag edge state
(a) Semiconductive (b) Metallic
Figure 5.2: Armchair edge states lead to semiconductive GNRs while zigzag
edge states lead to metallic GNRs.
electrical properties of graphene make it desirable for a large number of po-
tential applications ranging from biosensors to exible electronics to solar cell
electrodes. One of the most exciting applications is the use of graphene in
future high performance transistors. GNRs oer a mean free path 25x longer
than copper, and carrier mobilities over 10x higher than silicon [48,49]. Fur-
thermore, their intrinsic mobility limit is 2 105cm2=V s [48], exceeding the
mobility of semiconducting CNTs ( 1 105cm2=V s [50]).
The importance of GNR edge states was predicted by physics rst-principles
calculations [51,52]. The edges of graphene can either be zigzag or armchair,
depending on the orientation of the graphene lattice edge. A recent experi-
ment used scanning tunneling microscopy to verify this prediction, conrming
that the crystallographic orientation of the edges signicantly inuences the
electronic properties of nanometer-sized graphene [9]. By measuring the band
gap of graphene samples and noting their edge chirality, they observed that
nanoribbons with predominantly zigzag edges are metallic, while those with
predominantly armchair edges are semiconducting. Figure 5.2 illustrates the
armchair and zigzag edge states and their corresponding chirality.
GNRFETs with traditional metal source and drain electrodes have been
proven experimentally and been manufactured at wafer scales [53]. Research
groups have also started investigating a new class of GNRFETs that are
patterned entirely from a single piece of graphene [54{56]. The idea of
all-graphene design is based on metal-semiconductor junctions formed by
a change in GNR chirality. GNR chirality changes occur at the bends of a
graphene nanoribbon. Band gap is strongly dependent on edge orientation,
so a change in the chirality from predominantly zigzag (metallic) to pre-
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Figure 5.3: All-graphene GNRFET design: the metal-semiconductor
junction is formed by the change of GNR chirality.
dominantly armchair (semiconducting) will form a metal to semiconducting
junction. Figure 5.3 shows the design of GNRFETs without metal source
and drain. In order to build a circuit using such transistors, metallic in-
terconnections are needed between devices. Due to the special features of
metallic GNRs, routing between the transistors becomes an interesting and
unique problem. In the next section, we will show how we formulate the
GNR routing problem.
5.3 GNR Routing Problem
Let us assume that the overall graphene sheet is oriented such that some
bonds are horizontal, as shown in Figure 5.4 (other orientations of the sheet
can be discussed in the same way). To obtain a semicoducting GNR, which
can be abstracted as a thin rectangle with width < 10nm, we need the two
sides of the rectangle to have armchair edge states. This requires the two
sides of the rectangle to be oriented at 0, 60, or 120 degrees, which means
that the rectangle itself should also be oriented at 0, 60, or 120 degrees (see
Figure 5.4 (a)). Similarly, metallic GNRs can be considered as rectangles
oriented at 30, 90, or 150 degrees (see Figure 5.4 (b)).
As a result, we can abstract the physical layout of a GNR cell as a collection
of semiconducting rectangles oriented at 0, 60 and 120 degrees connected by
GNR wires oriented at 30, 90 and 150 degrees. The GNR routing problem
is this: Given the location and orientation (one of 0, 60 and 120 degrees) of
the semiconducting terminals (a terminal is one end of the semiconducting
rectangle), how do we determine the routing path of the metallic GNR wires
between them so that the delays of the paths are minimized?
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Figure 5.4: GNR orientations: (a) semiconducting, (b) metallic.
For GNR wires, two major factors contribute to the delay: length and
bending. According to [57], the interconnect resistance is a constant when
the length is smaller than the mean free path length, and then it goes up
according to the extra length beyond the mean free path length. The mean
free path length is regarded as 1m in [57]. This means that for terminals
that are close to each other, the length contribution to the overall resistance
is very small while for two pins that are far apart, the length has a more
signicant contribution to the resistance (and therefore to the delay).
Another major contributor to the resistance is the bending of the GNRs.
Bends in a GNR cause reection, backscattering and resonant tunnel ef-
fects [55] which then contribute to the overall resistance. Bends of dierent
angles result in dierent resistance. According to the simulation done by
Areshkin and White [58], a 120 bend introduces a resistance 3x larger than
that introduced by a 60 bending. This is somewhat counter-intuitive be-
cause we would expect sharper bending to introduce more serious reection.
The reason behind the interesting simulation result is that the current per
unit energy for the 60 bending exhibits a pronounced circular pattern in
the energy ranges. Such a circular pattern exhibits a resonant behavior [58],
which yields a current per unit energy in the \resonant cavity" of substan-
tially higher magnitude. As a result, the 60 degree bend only shows a 12%
conductance degradation compared to the straight line (no bending). On
the other hand, a 120 bend does not exhibit the resonant behavior, and
thus produces a greater reection eect with considerably higher resistance.
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Figure 5.5: Eect of dierent bends on GNR chirality.
Notice that [58]'s result is based on simulation; actual resistance caused by
bending still needs to be veried by future experiments.
The bending costs of other angles (30, 90, and 150) involve more com-
plicated mechanisms because such angles imply a chirality change from the
metallic GNR wires. Such changes of chirality form metal-to-semiconductor
junctions and the resistance at these junctions is not reported by any litera-
ture. See Figure 5.5 for an example. Bending at 30, 90, and 150 implies
chirality changes and the formation of junctions, while at 0, 60 and 120
bending, the chirality remains the same.
Because of the above properties of GNR wires, we propose to formulate the
GNR routing problem as aminimum hybrid-cost path problem on a triangular
mesh (hybrid means the cost is a hybrid of the length cost and bending cost).
Since the metallic GNRs are oriented at 30, 90, or 150 degrees, the underlying
routing grid also has routing tracks along these degrees. Furthermore, we
assume a uniform wiring pitch for the metallic GNRs (which is essentially the
sum of the width and the separation). As a result, we will have a triangular
mesh, shown in Figure 5.6, as our underlying routing grid.
We use a hybrid cost model to model the routing cost of a GNR wire. The
total cost of one GNR wire is the sum of two parts: length cost and bending
cost. The length cost is the length of the wire multiplied by a weight wL. If
the distance between the two terminals on the mesh is within the mean free
path (1m according to [57]), then wL is a very small constant. However, if
the distance exceeds the mean free path, wL becomes larger. On the other
hand, we assign dierent costs to dierent degrees of bending. We denote the
cost of 150; 120; 90; 60; 30 bending as 150 ; 120 ; 90 ; 60 ; 30 respec-
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Figure 5.6: Triangular routing grid for GNR routing path. The cost of a
path depends on the length and bending.
tively. From the simulations in [58], we know 120  360 . Other  values
are unknown for now. The total bending cost is the sum of the corresponding
 values over all bends along the path. One thing to notice is that since the
orientations of the devices and the interconnections are dierent, inevitably
we have to introduce bending at the two terminals of one net. The total cost
of a path is the sum of the length cost and the bending cost. Let us take
a look at the routing path R in Figure 5.6 as an example. At one end, the
metallic GNR forms a 150 bending with the semiconductive GNR. At the
other end, the metallic GNR forms a 90 bending with another semiconduc-
tive GNR. The metallic GNR has two bendings itself, one is 120 and the
other is 60. Finally, the length of the GNR is 9. Therefore, the total cost
of path T is
CR = 9wL + 150 + 90 + 120 + 60 (5.1)
The GNR routing problem is to nd the path between two given terminals
on a triangular mesh such that the hybrid cost is minimized. This minimum
hybrid-cost path (MHCP) problem is very dierent from the traditional IC
routing problem, which is a minimum edge-cost path problem on rectangular
grid. Let us look at the two paths P and Q in Figure 5.6. If we use the tradi-
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tional minimum edge-cost formulation, we would prefer P over Q. However,
Q is more favorable in our case even though it is longer. The reason is that
when the routing length is shorter than the mean free path, the contribution
of length to the resistance is constant. So both paths would have the same
length cost. However, P has two 120 bends while Q has only one 60 bend.
Notice that 120  360 , which means P 's bending cost is much larger than
Q's bending cost. As a result, Q would be more favorable than P . This
example indicates that the MHCP problem is unique and that the standard
routing algorithm, maze routing (or Dijkstra's algorithm), is not applicable
to the problem. In the next section, we will show how we solve this problem
optimally.
5.4 Solving the MHCP Problem
Suppose we are given a triangular mesh M and two terminals S and T .
We can construct a routing graph G if we regard every intersection of six
line segments as a node and the short segments between nodes as edges in
the mesh M . Each terminal corresponds to a node in G, and a path in G
between two nodes is a routing path between the corresponding terminals.
By assigning a cost wL to each edge, we can capture the length cost (recall
that wL is small when the distance between the two terminals is shorter
than the mean free path length and large when the distance exceeds that).
However, this model does not capture the bending cost, as assigning costs to
edges or nodes cannot reect the bendings.
5.4.1 Graph Expansion
To consider the bending cost, we expand each node in G into six nodes (see
Figure 5.7). The six edges incident to the original node in G are now
incident to the six nodes respectively. We then add edges between the six
nodes. The cost of such an edge depends on the angle of bending from one
node to the other. If there is no bending, then the cost of the edge is 0.
Table 5.1 concludes the costs of all the edges in Figure 5.7.
If a node is a terminal of a GNRFET, then we add an extra node in the
center in addition to the node expansion (see Figure 5.8). The center node
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Figure 5.7: Modeling the bending cost at a node by expanding the node
into six nodes, adding edges between the six nodes and assigning proper
costs to the added edges.
Table 5.1: Edge costs of the graph in Figure 5.7
Edge Cost Edge Cost Edge Cost
AB 60 AC 120 AD 0
AE 120 AF 60 BC 60
BD 120 BE 0 BF 120
CD 60 CE 120 CF 0
DE 60 DF 120 EF 60
now becomes the terminal node. Instead of connecting the six nodes, we
connect the center node to the six nodes. The cost of each edge corresponds
to the bending cost from the semiconducting GNR to the metallic GNR at
the terminal. Table 5.2 concludes the costs of all the edges in Figure 5.8.
The edges that correspond to the original mesh segments in M are called
mesh edges, and the edges that span between the six expanded nodes or
between the terminal node and the six expanded nodes (edges in Table 5.1
and Table 5.2) are called expanded edges.
By performing the above graph expansion, we obtain an expanded graph
G0.
Lemma 4. Any path in M corresponds to a path in G0 of the same cost.
Proof. For any path P 2M , let us assume it consists of n edges fe1; e2; : : : ; en.
Table 5.2: Edge costs of the graph in Figure 5.8
Edge Cost Edge Cost Edge Cost
TA 90 TB 150 TC 150
TD 90 TE 30 TF 30
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These n edges should also appear in the expanded graph G0 as mesh edges.
By our construction in Figure 5.7, two edges ei; ei+1 incident at the same
node in M are now connected by an expanded edge in G0. Also, e1 and
en are connected to the two terminal nodes through expanded edges in G
0.
These expanded edges and the original mesh edges form a path P 0 in G0.
From Table 5.1 and Table 5.2, we can see that the cost of the expanded
edges corresponds to the bending cost. The length cost on the mesh edges,
on the other hand, remains the same when we expand the graph. Therefore,
the cost of P 0 is equal to the hybrid cost of the path P .
Figure 5.9 illustrates two paths in M and their corresponding paths in G0.
The hybrid-costs of the paths in M are equal to the total edge-costs of the
corresponding paths in G0.
5.4.2 Shortest Red-Black Path Problem
Unfortunately, the reverse is not true. Not every path in G0 has a corre-
sponding path in M with the same cost. Let us look at Figure 5.10. The
solid path AC corresponds to the 120 bending in M . Moreover, the cost
of edge AC is exactly 120 , which is consistent with the bending angle.
However, the dashed path AFC does not have such consistency. While the
actual bending angle is 120 in the mesh, the total edge cost of AFC is
cAF + cFC = 60 + 0 = 60 , which is much smaller than 120 in our case.
In fact, we cannot nd any corresponding path in the mesh M that has the
same cost as AFC. What is even worse is that if we directly apply the
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Figure 5.8: For a terminal, we add a node in the center in addition to the
node expansion. Instead of connecting the six nodes, we connect the center
node to the six nodes using edges of proper costs.
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Figure 5.9: The routing on the mesh M (left) and the corresponding path
in the expanded graph G0 (right).
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Figure 5.10: Even though the actual route in M (left) has a bending of
120, directly applying the shortest path algorithm will result in a route
(dashed route) with bending cost 60 in G
0.
shortest path algorithm on G0, the algorithm will choose route AFC over
AC because AFC has smaller cost. Eventually, the result produced by the
algorithm would not correspond to any actual routing path inM with correct
hybrid-cost.
Before we explain how we address the above issue, we would like to in-
troduce some denitions and denotations. We color the edges in G0 by two
colors: the mesh edges are colored black (they are also drawn as thick edges
in Figure 5.7 and Figure 5.8) and the expanded edges are colored red (they
are also drawn as thin edges in Figure 5.7 and Figure 5.8). With the deni-
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tions above, we can dene the cost of an edge e in G0 more clearly:(
ce = wL if e is black
ce dened by Table 5.1 or Table 5.2 if e is red
(5.2)
A graph is called a red-black graph if all its edges are either red or black.
A path in a red-black graph is called a red-black path if the edges along the
path have alternating colors.
Lemma 5. A path in G0 between two terminal nodes has a corresponding
path in M i the path is a red-black path.
Proof. If a path P 0 is a red-black path in G0, let us consider the path P on
the mesh M formed by the edges corresponding to the black edges of path
P 0. It is easy to check that each red edge in P 0 correctly models the cost of
the corresponding bending in P in all circumstances (our graph models in
Figure 5.7 and Figure 5.8 are constructed for this purpose), thus P is the
corresponding path of P 0 in M . On the other hand, if a path P 0 in G0 is not
a red-black path, it must contain at least two consecutive red edges. This is
because no two black edges share the same node in the construction of G0.
Since P 0 contains at least two consecutive red edges and the red edge cost
correspond to the bending cost, the path is counting at least two bending
costs at the same node. As a result, the cost of P 0 does not correspond to
the hybrid cost of any path in M .
Notice that both paths in Figure 5.9 are red-black paths. Therefore, they
both have corresponding paths in the mesh with consistent cost. In order
to nd the minimum hybrid-cost path in the mesh, we need to solve the
following shortest red-black path problem:
Problem 1. Given a red-black graph G0, nd a red-black path between two
specied nodes with the minimum total edge cost along the path.
Directly applying Dijkstra's algorithm would not solve this problem. In
[47], we proposed a modied Dijkstra's algorithm to solve it. The idea was to
keep a color label at each node in addition to the traditional distance label.
The color label keeps the color of the edge that updates the minimum dis-
tance from source to the current node so that when we expand from current
node, we would avoid use the same color edge. Unfortunately, the algorithm
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Figure 5.11: An example on which the modied Dijkstra's algorithm cannot
produce the correct result.
is awed. It may not produce the shortest path in certain situations. Fig-
ure 5.11 illustrate this issue. If we start our modied Dijkstra's algorithm at
s, we will eventually update the distance label of p to 2 and color label of p
to black. Then, since edge (p; t) is also black, we cannot expand from p to t.
As a result, the algorithm would claim there exist no red-black path from s
to t while the path fs; v; p; tg is one.
In this chapter, we propose to expand the graph again and use the classical
Dijkstra's algorithm to solve this problem.
5.4.3 Second Graph Expansion
Given an undirected red-black graph G0, we construct a directed graph G00
as follows:
 For each node v 2 G0, we construct two nodes: a black node vb and a
red node vr.
 For each undirected edge (u; v) 2 G0, we construct two directed edges
that have the same cost as (u; v):
{ Black edges (ur; vb) and (vr; ub), if (u; v) is black.
{ Red edges (ub; vr) and (vb; ur), if (u; v) is red.
The construction of nodes and edges in G00 is illustrated in Figure 5.12. The
expanded graph of our routing models in Figure 5.7 and Figure 5.8 are shown
in Figure 5.13 and Figure 5.14, respectively.
From the construction ofG00, we can see thatG00 has the following property:
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Figure 5.12: Construction of nodes and edges in the second graph
expansion: (a) expand a node; (b) expand a black edge; (c) expand a red
edge.
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Figure 5.13: Expanded graph of Figure 5.7.
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Figure 5.14: Expanded graph of Figure 5.8.
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Remark 1. For a directed edge (u; v) in G00, node v has the same color as
the edge, while node u has the dierent color than the edge.
Therefore, we have the following lemma:
Lemma 6. Any path in G00 is a red-black path.
Proof. Given any path P in G00, assume that (u; v) and (v; w) are two con-
secutive edges in P . According to our observation, node v has the same color
as edge (u; v), and a dierent color than edge (v; w), which indicates that
(u; v) and (v; w) are of dierent colors. This means that any two consecutive
edges in path P are of dierent colors, which completes the proof.
This leads to the following theorem:
Theorem 8. There exists a one-to-two correspondence between red-black
paths in G0 and directed paths in G00. Furthermore, the mapping is color
and cost preserving.
Proof. Given any red-black path P = fv1; v2; : : : ; vng 2 G0, we can turn
this path into a directed path by assuming a direction on it. There are
only two possible directions: from v1 to vn and from vn to v1. Therefore,
the path can be turned into two directed paths D1 = fv1; v2; : : : ; vng and
D2 = fvn; vn 1; : : : ; v1g in G0. Each of the two directed paths corresponds to
a directed path in G00. The correspondence is as follows: each edge (vi; vj) in
D1 or D2 correspond to an edge (v
c
i ; v
c
j) in G
00 in which c is the color of edge
(vi; vj) (either r or b) and c is the opposite of c. Such corresponding edges in
G00 form two paths.
For example, if edge (v1; v2) is black and (vn 1; vn) is red in P . Then the
following two paths in G00 correspond to P :
 fvr1; vb2; vr3; : : : ; vbn 1; vrng
 fvbn; vrn 1; vbn 2; : : : ; vr2; vb1g
Now we need to show that the corresponding edges in G00 indeed form
continuous paths. Given any two consecutive edges (vi; vi+1) and (vi+1; vi+2)
in P , let us assume the color of (vi; vi+1) is c. Then the color of (vi+1; vi+2)
must be c because P is a red-black path. The corresponding edges in G00
are (vci ; v
c
i+1) and (v
c
i+1; v
c
i+2). This means the two edges are connected at
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vci+1). The same thing happens for D2. Therefore, the edges in G
00 forms two
connected paths, one correspond to D1 and the other correspond to D2.
Given any path fvx1 ; vx2 ; : : : ; vxng 2 G00 (the superscript x means that we do
not care about the color of the node), we know the path is a red-black path
according to Lemma 6. By removing the color tag of the nodes, we obtain a
path fv1; v2; : : : ; vng 2 G0. Since our edge construction preserves the color,
fv1; v2; : : : ; vng is also a red-black path.
The cost and color preservation of the mapping is because that our con-
struction of the edge in G00 preserves the color and cost of the edges in G0.
In order to obtain the shortest red-black path between two nodes s and t
in G0, we can compute four shortest paths in G00:
 Shortest path from sb to tb;
 Shortest path from sb to tr;
 Shortest path from sr to tb;
 Shortest path from sr to tr;
The shortest of the four shortest paths corresponds to the shortest red-black
path in G0. In fact, we could simplify the procedure by introducing a super
source S and a super sink T in G00 and add zero cost directed edges from
S to sr and sb and from tr, tb to T . Then the shortest path from S to T
corresponds to the shortest red-black path in G0. Theorem 8 guarantees the
correctness of this algorithm.
We have discussed how to obtain the shortest red-black path in an undi-
rected graph, similar technique can be used to nd the shortest red-black
path in directed graph. The only dierence is that we only construct one
directed edge in G00 for each directed edge in G0 and the direction of the con-
structed edge is consistent with the original edge in G0. Fig 5.15 illustrates
the idea.
The advantage of our graph expansion approach is that it does not require
any modication of the shortest path algorithm. After the graph expansion,
one can use any existing shortest path algorithm/software on the expanded
graph. Then simple transformation can be applied to obtain the minimum
hybrid-cost path in the original graph.
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Figure 5.15: Construction of nodes and edges for directed graph: (a)
expand a black edge; (b) expand a red edge.
5.5 Negotiated Congestion Routing Scheme
The algorithm presented in the previous section routes only a single net. In
practical designs, we need to route multiple nets together. In this section,
we describe the negotiated congestion based routing scheme we use to route
multiple nets.
The negotiated congestion based routing scheme was rst proposed for
FPGA routing [7] and then was adopted by various IC global routers [4{
6]. Recently, Ma et al. [38] proposed to use this routing scheme to solve a
planar routing problem and the experimental results look very promising.
Because graphene has a planar structure, the GNR routing must also be
planar. Therefore, we use the routing scheme in [38] to route multiple GNR
wires.
In this routing scheme, routability is achieved by forcing all of the nets to
negotiate for a resource and thereby determine which net needs the resource
most. Some nets may use shared resources that are in high demand if all
alternative routes utilize resources in even higher demand. Other nets will
tend to spread out and use resources in lower demand. All of the nets are
iteratively rerouted until no more resources are shared.
In the negotiated congestion routing scheme, the actual cost e of an edge
e 2 G0 is a combination of the hybrid-cost of the edge and the congestion
cost of the edge:
e = ce + hv  pv (5.3)
In the equation, ce is the edge cost dened by Eq. (5.2). hv and pv describes
the congestion cost. They are dened only on red edges (they are 0 on black
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Table 5.3: Experimental Results
Test Grid Size #Net Routa- Wire #Bending Runtime
Case #R#C bility Length 60 120 (s)
ex1 4030 10 100% 718 19 1 15.91
ex2 5040 20 100% 1755 35 10 450.26
ex3 5040 22 100% 1972 34 11 170.67
ex4 5050 30 100% 2169 49 3 162.52
ex5 5050 40 100% 3776 76 19 402.85
ex6 6060 50 100% 4488 98 32 677.18
edges). Notice that all the red edges are expanded from the nodes in the
mesh. In Figure 5.7 and Figure 5.8, the red edges all correspond to one node
v in the mesh. hv and pv are dened on that node and all the red edges
that correspond to node v share the same hv and pv cost. hv is the history
cost of v, and pv denotes the number of nets currently passing v. Our router
works as follows. Before the routing starts, hv and pv are set to zero for all
mesh nodes. In the initial iteration, all of the nets are routed one by one
using the shortest red-black path algorithm. Rip-up and reroute will then be
performed if congestion exists, i.e., if a mesh node is occupied by more than
one net. In each iteration of rip-up and reroute, every net is rerouted, even
if the net does not pass through a congested area. In this way, nets passing
through uncongested areas can be diverted to make room for other nets in
congested regions. At the beginning of each rip-up and reroute iteration, the
history cost hv of every congested node v is incremented by , which is a
user-dened parameter. The procedure terminates when all of the routes are
disjoint.
5.6 Experimental Result
Based on the algorithm and the routing scheme presented in the previous
sections, we implemented a router for GNR routing in C++. Since no data
exist for GNR circuits, we built six test cases and used them to test our
router. The experiments were performed on a Linux system with a 2.0GHz
CPU and 2GB memory. The results are shown in Table 5.3. We can observe
that we have many more 60 bendings than 120 bendings. This is because
the cost of a 120 bending is 3 times the cost of a 60 bending in our settings
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Figure 5.16: The resultant routing of ex3.
(we choose 3x according to the simulation results in [58]). Figure 5.16, which
illustrates the results of ex3, also shows that 60 bending is more favorable
than 120 bending. We can see that some routes would rather use longer wire
length and 60 bendings to avoid 120 turns. These observations indicate that
our router is capable of handling the hybrid cost of length and bendings.
5.7 Conclusion
This is the rst work that studies the graphene nanoribbon (GNR) routing
problem. We formulate GNR routing as a minimum hybrid-cost shortest
path problem. The underlying routing grid is a triangular mesh due to the
properties of metallic GNRs. In order to model this hybrid-cost problem, we
apply graph expansion on the triangular mesh and then introduce a short-
est red-black path problem. We also propose an algorithm that optimally
solves the shortest red-black path problem and therefore optimally solves
the minimum hybrid-cost shortest path problem. We t our algorithm into a
negotiated congestion based routing scheme and test it by experiment. The
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experimental results show that our routing algorithm eectively solves the
hybrid-cost routing problem.
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CHAPTER 6
THE ROUTING RELIABILITY PROBLEM
6.1 Introduction
One of the most important tasks in physical design of VLSI circuits is routing.
The quality and reliability of routing have great impact on the performance of
the chip. There are numerous algorithmic studies in literature on the routing
problem, discussing how to connect dierent modules with shortest possible
wiring while trying to avoid congestion [4], [7], [5], [6]. In this chapter,
however, we focus on the reliability aspect of routing.
Conventional CMOS devices face an increasing number of challenges as the
feature sizes scale down, including increased wire resistivity due to surface
scattering and grain-boundary scattering, increased leakage power, signi-
cant mobility degradation, and large dopant uctuations [59]. In the mean-
time, chemically synthesized nanoscale materials, such as nanowires, carbon
nanotubes (CNT), and graphene nanoribbons (GNR), have been shown to
have favorable device properties, new device characteristics, and large in-
tegration capability through new fabrication techniques. These nano-scale
devices have signicant potential to revolutionize the fabrication and in-
tegration of electronic systems and operate beyond the perceived scaling
limitations of traditional CMOS [8]. Recently, top-gated GNR eld-eect
transistors of various gate lengths have been fabricated with peak cuto fre-
quencies up to 26GHz for a 150nm gate length [46]. These nanomaterials
are also found to possess metallic properties and thus can be used as inter-
connection wiring [9]. Yan et al. studied the GNR routing problem in [47],
and a negotiated congestion based router is developed. However, in prac-
tice, the GNR wire segments have a connection defective rate. Some GNR
wire segments will be more vulnerable to wear-out eects, and some wire
segments may fail to connect during manufacturing [9]. To be more exact,
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each wire segment has a survival probability, and thus has a chance to fail.
In such a circumstance, an interconnection between two terminals realized
by a simple path, like in traditional VLSI routing, is vulnerable to defect,
since this interconnection fails as long as any wire segment in this path fails.
This denitely creates more challenges for routing reliability, and inspires us
to develop new routing strategies.
In this chapter, we study the routing reliability problem, and propose an
algorithm ow to solve it. In this routing reliability problem, each edge in
the routing graph is associated with a cost (wire length, congestion, etc.), as
well as a survival probability. A simple path between two terminals, like in
traditional routing, is liable to defect. Our idea is to reinforce the reliability
of the original routing path by adding redundant wiring segments in such a
way that the survival probability of the interconnection is maximized with a
reasonable overhead of routing resources. Kahng et al. studied a similar non-
tree routing problem in [60] for reliability and yield improvement, where they
tried to augment the edge connectivity of a routed net by adding redundan-
cies. Their approach is limited to regular grid graphs with uniform survival
probability distribution. Moreover, the edge connectivity of a routing does
not directly reect its survival probability. Our proposed approach works
on general graphs with arbitrary probability distributions, and it is briey
described as follows. Given a routing graph with an s-t routing path (as-
sume this path is accomplished by a traditional router), we rst use min-cost
max-ow algorithm to identify a set of good candidate wiring segments with
low cost and high survival probability. A dynamic programming procedure is
then employed to optimally select the segments among the candidate set to
add to the routing. The proposed approach is tested on both general graphs
and grid graphs, and the results are promising. The survival probability of
the s-t connection can be increased from 67:93% to 94:17% on average, with
a reasonable overhead of routing resources. The results also show that our
proposed approach is very ecient, even large test cases can be accomplished
within one second. This makes it possible to integrate our algorithm ow
into industrial routers to address the reliability issue.
The rest of this chapter is organized as follows: Section 6.2 gives some
preliminaries on the background knowledge. Section 6.3 denes the rout-
ing reliability problem; Section 6.4 presents our algorithm ow for solving
this problem; Section 6.5 reports the experimental results, and Section 6.6
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concludes this chapter. This work is published in [61].
6.2 Preliminaries
In traditional VLSI routing, an interconnection between two terminals in a
routing graph is implemented by a path connecting them, as the path con-
necting s and t in the routing graph shown in Figure 6.1(a). However, in
case of high defective rate, each edge in the routing graph fails independently
with a probability; consequently, the connection between s and t has a prob-
ability to fail. We want to evaluate the reliability of the s-t connection by
s-t connection survival probability, which is dened as follows.
Denition 3. s-t Connection Survival Probability - Given an undi-
rected graph G(V;E) where each edge e 2 E survives with a probability Pr(e),
and thus to fail with a probability 1 Pr(e), the connection between two ter-
minals s and t (s; t 2 V ) contains a set of edges P  E; the s-t connection
survival probability is the probability that s and t get connected by the edges
in P .
Let us assume, w.l.o.g., that each edge e in the routing graph of Figure 6.1
survives with a probability Pr(e) = 0:95 (note that in practice the survival
probabilities of the edges can be dierent), and let Pr(s; t) denote the s-t
connection survival probability. Thus, it is easy to compute in Figure 6.1(a)
that Pr(s; t) = (0:95)4 = 81:45%. In our routing reliability problem, an
original path connecting s and t is given, and we want to enhance the relia-
bility of the s-t connection by adding redundancy segments. A redundancy
segment is dened as follows.
Denition 4. Redundancy Segment - A path g with its two endpoints as
u and v is a redundancy segment if (1) u and v are lying on the original s-t
path, (2) u and v are the only two vertices of g lying on the original s-t path,
and (3) g does not share any edges with the original s-t path.
In Figure 6.1(b), two redundancy segments are added into the s-t con-
nection, and Pr(s; t) is augmented to 99:05%, which is calculated as (1  
(1   0:952)2)2. The computation becomes more complicated, but it is still
easy to gure out. More redundancy is added in Figure 6.1(c), and Pr(s; t)
immediately becomes nontrivial to compute.
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Pr(s; t) = 81.45%
(a)
Pr(s; t) = 99.05%
(b)
Pr(s; t) = ?
(c)
Figure 6.1: (a) The original s-t connection is a path (the path with thick
edges), Pr(s; t) = 81:45%; (b) Two redundancy segments are added into the
s-t connection, Pr(s; t) = 99:05%; (c) One more redundancy segment is
added, and Pr(s; t) is nontrivial to compute.
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The computation of the s-t connection survival probability turns out to
be a classic problem in reliability theory. It is called the two-terminal reli-
ability problem in the communication community, and it was shown to be
#P-complete [62] [63]. That is, it is in a complexity class at least as in-
tractable as NP-complete and therefore seems unlikely to have polynomial
time solutions. This indicates that the problem we are trying to solve is
theoretically hard, since we are not even able to accurately evaluate the reli-
ability of a candidate solution, whose edges contained in the s-t connection
have been determined. As far as we know, our whole problem of selecting
a set of redundancy segments with the budget constraint while trying to
maximize the s-t reliability has never been addressed in the literature.
We observe that the s-t connection survival probability can be eciently
computed if the s-t connection forms a two-terminal series-parallel graph,
with s and t as the two terminals.
Denition 5. Two-Terminal Series-Parallel Graph- A graph with two
pre-assigned terminals s (source) and t (sink) is a two-terminal series-parallel
graph, if it can be constructed by a sequence of series compositions and parallel
compositions starting from a set of single-edge graphs [64]. Given two graphs
X and Y as input, both of which are two-terminal graphs, the two operations
are described as follows:
 Series composition: Merge the sink of X and the source of Y ; let the
source of X and the sink of Y be the source and sink of the resultant
graph, respectively.
 Parallel composition: Merge the source of X and the source of Y to be
the source of the resultant graph; merge the sink of X and the sink of
Y to be the sink of the resultant graph.
The series composition and parallel composition are illustrated in Fig-
ure 6.2. Based on the denition, it is easy to see that the s-t connection in
Figure 6.1(b) forms a two-terminal series-parallel graph.
In the literature, series-parallel graphs are used to approximate the two-
terminal reliability problem on general graphs, e.g., in [65], Aboelfotoh et al.
eciently bounded the two-terminal reliability problem via approximation
by series-parallel graphs. Also, in our routing reliability problem, a series-
parallel graph is sucient to model the s-t connection. This is the fact
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Figure 6.2: Series composition and parallel composition.
that the s-t connection cannot be too complicated in practice, as the limited
routing resources would not allow too much redundancy added (the cost
of which is another important criterion of our routing reliability problem).
Therefore, in our approach, we are going to model the s-t connection as a
two-terminal series-parallel graph; in this way, the complexity of the problem
we are solving is brought down with only a marginal sacrice on the solution
quality.
6.3 Problem Denition
In this chapter, we study the routing reliability problem, where we aim to
maximally reinforce the reliability of a given s-t routing path by adding in
redundancy segments, such that the total cost of the redundancy segments
does not exceed a given budget.
Denition 6. Routing Reliability Problem - Given an undirected rout-
ing graph G(V,E) where each edge e 2 E is associated with a survival proba-
bility Pr(e) and a cost c(e), as well as an original routing path P between two
terminals s and t (s; t 2 V ), the objective is to maximize the s-t connection
survival probability by adding a set of redundancy segments to P in such a
way that the total cost of the redundancy does not exceed a given budget B.
6.4 Algorithm Flow for the Routing Reliability
Problem
Our algorithm ow can be divided into two stages:
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1. A set S of redundancy segments is generated from the routing graph via
the min-cost max-ow algorithm, such that each redundancy segment
contains edges with high survival probability and low cost. In other
words, the redundancy segments in S are good choices to add to the
s-t connection P .
2. The redundancy segments in S are optimally selected into the s-t con-
nection P by dynamic programming. The resultant s-t connection P
is a two-terminal series-parallel graph.
6.4.1 Generating Candidate Redundancy Segments Via
Min-cost Max-Flow
We adopt the min-cost max-ow algorithm to simultaneously generate a set
S of good candidate redundancy segments. The two terminals s and t are
set to be the source and sink of our ow network, respectively. The edges in
the routing graph are properly oriented to make our ow network a directed
graph. We are trying to push max-ow from s to t. Max-ow enables us
to generate as many candidate redundancy segments as possible, so that
the dynamic programming procedure in the next stage will have a wider
range of choices for optimal selection. The cost of each edge in the ow
network needs to reect both its survival probability and its intrinsic cost.
Intuitively, the cost of an edge e in the ow network should be smaller if its
survival probability Pr(e) is larger and/or its intrinsic cost c(e) is smaller,
so that the min-cost ow will prefer to travel in the edges with large Pr(e)
and small c(e), and consequently identify the good candidate redundancy
segments. The candidate redundancy segments generated by the min-cost
max-ow are later feed to the dynamic programming procedure as input for
optimal selection. The dynamic programming procedure requires that the
candidate redundancy segments in S are vertex-disjoint, since otherwise it
is not guaranteed that the resultant s-t connection is a series-parallel graph.
Note that here \vertex-disjoint" refers to the vertices that are not lying on
the original s-t path, thus two candidate redundancy segments are allowed
to share the vertices lying on the original s-t path, i.e., they can have the
same endpoints. This \vertex-disjoint" requirement is enforced by splitting
a vertex v into two vertices vin and vout which are connected by a directed
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edge with capacity set to 1.
In the following, we describe in detail how our ow network G0(V 0; E 0) is
constructed based on the routing graph G(V;E):
 Source and sink: The two terminals s and t are set to be the source
and sink of our ow network, respectively. The supply of s and the
demand of t are both set to jV j. This ensures that the max-ow is jV j,
which is enough as there are at most jV j vertex-disjoint redundancy
segments.
 Edge orientation and vertex splitting: The ow networkG0(V 0; E 0)
needs to be a directed graph, while the routing graph G(V;E) is an
undirected graph. Thus we need to orient the edges in G(V;E) in or-
der to transform it into a ow network. Let us refer to the edges in the
original s-t path as trunk edges, and refer to the other edges as branch
edges. For each branch edge e with u and v as its two endpoints, we
make another copy of e and orient the two copies in opposite directions,
i.e., one copy from u to v and the other from v to u. This is due to
the fact that the ow in the network should be able to travel from u
to v as well as from v to u. For each trunk edge, we simply orient it
towards t (the original s-t path becomes a directed path from s to t).
Let us denote the set of oriented trunk edges by E1, and denote the set
of oriented branch edges by E2. In addition, each vertex v not lying
on the original s-t path is split into an input vertex vin and an output
vertex vout, i.e., the incoming edges of v are now directed to vin, and the
outgoing edges of v are now emanating from vout. A directed edge from
vin to vout is added. Let E3 denote this set of newly added edges from
vin to vout for each vertex v not lying on the original s-t path. Thus
E 0 = E1 [ E2 [ E3. The vertex splitting technique is used to enforce
that the redundancy segments found are vertex-disjoint, by setting the
capacity of the edge from vin to vout as 1 (the detailed capacity setting
is discussed later). Note that the vertices lying on the original s-t path
do not need to be split as the redundancy segments can have the same
endpoints. Figure 6.3 shows the ow network constructed from the
routing graph in Figure 6.1(a).
 Edge capacity setting: Let cap(e) denote the capacity of an edge
96
12
3
Figure 6.3: Illustration of the ow network construction.
e 2 E 0. For each edge e 2 E2 [ E3, cap(e) is set to 1 so that the
redundant segments generated by ow are guaranteed to be vertex-
disjoint. For each edge e 2 E1, cap(e) is set to jV j, which ensures that
jV j units of ow (our max-ow) can be sent from source to sink.
 Edge cost setting: Let c0(e) denote the cost of an edge e 2 E 0 in the
ow network. For each edge e 2 E1, c0(e) is set to a large constant M .
In this way, the trunk edges are expensive for the ow to travel along,
so the ow in the trunk will escape to the branches whenever there is
a chance, and thus identify the good candidate redundancy segments
along the way. In our implementation, M is set to be the sum of the
cost of all the edges in E2. For each edge e 2 E2, c0(e) has to be able
to reect both the survival probability Pr(e) and the cost c(e). We use
(  logPr(e)) to reect the survival probability portion (the reason is
explained later), so we set c0(e) = c(e) + (1   )(  logPr(e)), where
0 <  < 1.  is a user dened parameter and can be tuned to adjust the
relative importance between Pr(e) and c(e). In our experiments, our
approach is tested with dierent  values (see Section 6.5 for details).
For each edge e 2 E3, c0(e) is simply set to 0.
We now explain our cost setting of the edges in E2. It is actually guided
by the following simpler problem. Suppose, in the extreme case, each edge
e 2 E is only associated with a survival probability Pr(e) (c(e) = 0), and
we are asked to nd a path between s and t with highest survival prob-
ability. That is, we want to nd a path P between s and t such thatQ
e:e2P Pr(e) is maximized. It is not dicult to gure out that this problem
reduces to nding the shortest path between s and t if we set the length of
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each edge e as (  logPr(e)), since Qe:e2P Pr(e) is maximized if and only ifP
e:e2P (  logPr(e)) is minimized. Note that the correctness of this reduc-
tion also lies in the fact that the edge length (  logPr(e)) is a nonnegative
number, as 0 < Pr(e)  1. That is, the cost of an edge e should be set to
(  logPr(e)) if c(e) = 0. Whenever c(e) is a positive number, as in our case,
it is very natural and reasonable to set the edge cost c0(e) as a weighted sum
of c(e) and (  logPr(e)).
After solving the min-cost max-ow on the network G0(V 0; E 0) constructed,
a set of vertex-disjoint candidate redundancy segments can be obtained. The
branch edges with nonzero ow value automatically indicate the candidate
redundancy segments. The min-cost max-ow problem can be solved by the
capacity scaling based algorithm in O(jEj2 log jV j logU) time [66], where U
is the upper bound on the edge capacities. In our case, the time complexity
is O(jEj2 log2 jV j) as U = jV j.
6.4.2 Optimal Series-Parallel s-t Connection Generation by
Dynamic Programming
After the set S of candidate redundancy segments is obtained, we need to
make a selection out of S to add to the s-t connection P , since the cost budget
B may be exceeded if we add all of them to P . As we have mentioned, we
aim to generate a series-parallel s-t connection, whose survival probability
can be easily computed. In this section, we are going to present a dynamic
programming procedure. This procedure generates an optimal series-parallel
s-t connection by optimally selecting redundancy segments out of S, in the
sense that the s-t connection survival probability Pr(s; t) is maximized while
the total cost of the redundancy segments selected does not exceed the budget
B.
In order to facilitate the presentation of our dynamic programming proce-
dure, we rst label the vertices along the original s-t path with 1; 2; : : : ; n,
with s labeled with 1 and t labeled with n (assume there are n vertices on
this path). We denote the vertex labeled with i by vi, 8i 2 f1; 2; : : : ; ng.
Note that here we are using the routing graph G(V;E), not the ow network
G(V 0; E 0). For every two vertices vi and vj on the original s-t path (i < j),
there may be several candidate redundancy segments connecting them in S,
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Figure 6.4: Labeling of the vertices on the original s-t path; Multiple
redundancy segments connecting vi and vj may exist.
as shown in Figure 6.4. For the ease of explanation, we rst assume that,
for any two vertices vi and vj, there is at most one candidate redundancy
segment in S connecting them. Our dynamic programming procedure based
on this assumption is presented in Section 6.4.2. Later we will show in Sec-
tion 6.4.2 that our dynamic programming procedure can be easily extended
to handle general case where multiple redundancy segments connecting vi
and vj may exist.
The Special Case
In the following, we use gi;j to denote the redundancy segment connecting vi
and vj, if it exists. Let c(gi;j) denote the cost of gi;j, which is computed as
the sum of the cost of the edges belonging to gi;j, so c(gi;j) =
P
e:e2gi;j c(e).
It is important to notice that, in our dynamic programming procedure, the
edge costs are assumed to be integers. This is true in practice, as the length
and congestion cost of the edges in a routing graph are integers in most
routing implementations. Therefore, the cost of the redundancy segments
are also integers. Let Pr(gi;j) denote the survival probability of gi;j, which is
computed as the product of the survival probabilities of the edges belonging
to gi;j, so Pr(gi;j) =
Q
e:e2gi;j Pr(e).
Our dynamic programming procedure is developed based on the series-
parallel structure of the resultant s-t connection. We observe that the optimal
s-t connection comes from either a parallel composition or a series composi-
tion of two smaller series-parallel graphs. We use Pr(1; n; B; 1) to denote the
survival probability of the optimal s-t connection, where the rst and second
parameter means that we are nding the optimal connection from s to t (s
and t are labeled with 1 and n respectively), the third parameter indicates
that our total cost budget is B, and the last parameter \1" implies that we
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Pr(g1,n)
Pr(1,n,B-c(g1,n),0)
Figure 6.5: The optimal solution contains g1;n.
are allowed to use redundancy segment g1;n connecting s and t. These four
parameters determine the size of the problem we are solving. By guessing if
the redundancy segment g1;n is selected into the optimal solution or not, the
problem decomposes into two subproblems of smaller size:
1. g1;n is selected into the optimal solution: In this case, the optimal
solution is the parallel composition of g1;n and the optimal solution
of a subproblem P1, where P1 is to use the remaining budget (B  
c(g1;n)) and the remaining redundancy segments to nd an optimal s-t
connection, as illustrated in Figure 6.5. The survival probability of the
optimal solution of P1 can be denoted by Pr(1; n; B  c(g1;n); 0), where
the third parameter indicates that our budget is now B   c(g1;n), and
the last parameter \0" implies that we are no longer allowed to use
g1;n. Therefore, we have
Pr(1; n; B; 1) = Pr(1; n; B   c(g1;n); 0) k Pr(g1;n):
Note that here, for the ease of presentation, we use \k" to denote a
parallel composition. Pr(a) k Pr(b) means the survival probability
of the series-parallel graph obtained by a parallel composition of two
subgraphs with survival probabilities as Pr(a) and Pr(b), respectively,
thus Pr(a) k Pr(b) = 1  (1  Pr(a))(1  Pr(b)).
2. g1;n is not selected into the optimal solution: In this case, the
problem reduces to a subproblem P2, which is to use the budget B to
nd an optimal s-t connection without using g1;n, As a result, we have
Pr(1; n; B; 1) = Pr(1; n; B; 0):
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Pr(1,i,Bx,1) Pr(i,n,B-Bx,1)
Figure 6.6: The optimal solution does not contain g1;n.
We now gure out how to compute Pr(1; n; B; 0). Observe that, in
this case, the optimal s-t connection comes from a series composition,
as illustrated in Figure 6.6. We can enumerate all the possibilities by
considering the vertex at which the series composition occurs. Suppose
the series composition occurs at vi (1 < i < n), we can separately
consider the subproblem from s (v1) to vi and the subproblem from
vi to t (vn). Note that we also need to enumerate all possible budget
distributions on the two subproblems, e.g., if the cost budget for the
subproblem from s to vi is Bx, the cost budget for the subproblem from
vi to t would be B Bx. Therefore, by enumerating vi and Bx, we have
Pr(1; n; B; 0) = max
1<i<n;0BxB
fPr(1; i; Bx; 1)  Pr(i; n; B  Bx; 1)g:
Note that we only enumerate all the possible integer values of Bx, since
all the edges costs are assumed to be integers.
To summarize, we have the following recursions:
Pr(1; n; B; 1) = max
(
Pr(1; n; B   c(g1;n); 0) k Pr(g1;n);
P r(1; n; B; 0)
)
(6.1)
Pr(1; n; B; 0) = max
1<i<n;0BxB
fPr(1; i; Bx; 1)  Pr(i; n; B  Bx; 1)g (6.2)
By recursively computing the solutions of all the subproblems, i.e., the
Pr(i; j; Bx; 0)s and Pr(i; j; Bx; 1)s (1  i < j  n; 0  Bx  B), we can get
optimal s-t connection together with its survival probability Pr(1; n; B; 1).
Note that a memoization technique needs to be applied along the way to store
the solutions of the subproblems, which is a standard dynamic programming
technique. According to equation (1), each Pr(i; j; Bx; 1) can be computed
in constant time from the solutions of its subproblems; while according to
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equation (2), the computation of each Pr(i; j; Bx; 0) takesO(nB) time. There
are O(n2B) subproblems to compute, thus it follows that the time complexity
of our dynamic programming procedure is O(n3B2).
The General Case
Let us now consider the general case where multiple redundancy segments
connecting vi and vj may exist in S. We show our dynamic programming
procedure can be easily extended to take care of this variation. Let ki;j
denote the number of candidate redundancy segments connecting vi and vj.
We index these redundancy segments from 1 to ki;j, and denote the one
indexed with l (1  l  ki;j) as gi;j;l. Similarly, we denote the cost and
survival probability of gi;j;l by c(gi;j;l) and Pr(gi;j;l), respectively.
We use Pr(1; n; B; k1;n) to represent the survival probability of the opti-
mal s-t connection instead of Pr(1; n; B; 1), since there are k1;n candidate
redundancy segments connecting s and t. By guessing whether each of these
redundancy segments is contained in the optimal solution one by one, from
g1;n;k1;n down to g1;n;1, the problem decomposes into a collection of subprob-
lems of smaller size. We rst guess if g1;n;k1;n is contained in the optimal
solution. Similarly to the argument in the special case, we have
Pr(1; n; B; k1;n)
= max
(
Pr(1; n; B   c(g1;n;k1;n); k1;n   1) k Pr(g1;n;k1;n);
P r(1; n; B; k1;n   1)
)
We continue guessing if each of the remaining ones is contained in the optimal
solution, so we have
Pr(1; n; B; k1;n   1)
= max
(
Pr(1; n; B   c(g1;n;k1;n 1); k1;n   2) k Pr(g1;n;k1;n 1);
P r(1; n; B; k1;n   2)
)
: : :
P r(1; n; B; 1)
= max
(
Pr(1; n; B   c(g1;n;1); 0) k Pr(g1;n;1);
P r(1; n; B; 0)
)
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If none of these k1;n redundancy segments is contained in the optimal solu-
tion, the optimal solution comes from a series composition. Similar to the
argument in the special case, we have
Pr(1; n; B; 0) = max
1<i<n;0BxB
fPr(1; i; Bx; k1;i)  Pr(i; n; B  Bx; ki;n)g
Similarly, the optimal solution together with its survival probability Pr(1;
n; B; k1;n) can be obtained by recursively computing the solutions of the
subproblems and using memoization. The time complexity remains to be
O(n3B2). Although things get more complicated in the general case, the
time complexity is still determined by the computation of subproblems with
the last parameter as \0" (the Pr(i; j; Bx; 0)s), as all the other subproblems
can be computed in constant time. We have the following theorem claiming
the optimality of our dynamic programming procedure.
Theorem 9. Given the original s-t path with n vertices, a set of vertex-
disjoint candidate redundancy segments, as well as a cost budget B, the opti-
mal series-parallel s-t connection can be computed by dynamic programming
in O(n3B2) time.
6.5 Experimental Results
We implement our algorithms in C++. To justify our approach, we perform
two sets of experiments, which are described in details below. All the experi-
ments are performed on a Linux workstation with a 3.3GHz CPU and 32GB
memory.
6.5.1 Test on General Graphs with Randomized Edge Costs
and Survival Probabilities
We rst test our approach on a set of general graphs, with the number of
vertices ranging from 30 to 3000. The costs c(e) and the survival probabilities
Pr(e) of the edges are randomly generated within a certain range, e.g., Pr(e)
is a random number between 0.8 and 1. The results are reported in Table 6.1.
The two columns \jV j" and \jEj" indicate the number of vertices and edges in
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the routing graph, respectively. Column \n" gives the number of vertices on
the original s-t path, whose initial survival probability is provided in column
\Pr(s; t) Init". In this set of experiments, we use the most reliable path
p between s and t as the original s-t path, i.e., the path p with minimumP
e:e2p(  logPr(e)). We can see that the survival probability of the most
reliable s-t path is only 67:93% on average. Column \B" shows the cost
budget. The two columns \c(e) Avg." and \  logPr(e) Avg." give the
average values of c(e) and (  logPr(e)) of all the edges in the graph. For
each test case, our algorithm ow is performed with three dierent  values,
so that we can see the dierence when the relative importance between c(e)
and (  logPr(e)) changes while generating redundancy segments using ow.
The value of  is properly set to make the ratio Avg(c(e))
(1 )Avg(  logPr(e)) as 2, 1 and
0:5, respectively. The two columns \# seg.MCMF" and \# seg.DP" show the
number of redundancy segments selected by min-cost max-ow and dynamic
programming, respectively. We can see from the table that \# seg.MCMF"
is almost the same when  changes, however, they are actually dierent
segments. When  is larger, a segment contains more edges with smaller c(e);
when  is smaller, a segment contains more edges with larger Pr(e). The
column \Pr(s; t) DP" shows the s-t connection survival probability Pr(s; t)
after dynamic programming. The results show that our proposed approach
is very eective. We can see that Pr(s; t) can be boosted from 67:93% to
94:17% on average, with a reasonable amount of budget. The results also
show that our proposed approach is very ecient, even large test cases can
be accomplished within one second. This makes it possible to integrate our
algorithm ow into industrial routers to address the reliability issue.
6.5.2 Test on a 3D Grid Graph with Uniform Edge Costs and
Survival Probabilities
We then test our approach on a 3D grid graph of size 202020 (with 8000
vertices and 22800 edges). All the edges in this graph have unit cost. Also,
the survival probabilities of the all the edges are set to be the same. The
given s-t path contains 20 vertices. In this set of experiments, we would like
to see the tradeo between the given budget B and the resultant Pr(s; t).
Five rounds of experiments are performed on this grid graph, where the
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Figure 6.7: Experimental results on the 3D grid graph with uniform edge
costs and survival probabilities. The tradeo between Pr(s; t) and B is
visualized with a curve for each Pr(e).
survival probability of the edges Pr(e) is set to be 0:95; 0:96; 0:97; 0:98 and
0:99, respectively. In each round, our algorithm ow is performed six times
with dierent budgets. Consequently, in each round, a curve of the resultant
Pr(s; t) versus the budget B can be plotted, as displayed in Figure 6.7.
In each curve, the value of Pr(s; t) with budget as zero show the survival
probability of the original s-t path, which is relatively low. Pr(s; t) can be
greatly increased by adding redundancies. We can conclude from the results
that (1) when Pr(e) is lower, more budget is needed for Pr(s; t) to achieve
a certain value; (2) when Pr(e) is higher, the increase of Pr(s; t) gets more
marginal with the increase of budget.
6.6 Concluding Remarks
In this chapter, the routing reliability problem is introduced and studied.
We analyze this problem and nd that it is theoretically hard. We tackle
this problem by dividing it into stages, and consequently propose a practical
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and ecient algorithm ow. Promising experimental results validate our
proposed approach.
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CHAPTER 7
TRIPLE PATTERNING AWARE ROUTING
7.1 Introduction
As the minimum feature size keeps shrinking, and the availability of the next
generation lithography methods (EUV, e-beam direct write, etc.) is further
delayed, double patterning lithography (DPL) is commonly recognized as a
feasible lithography process for 20nm technology nodes [10{13]. DPL in-
creases pitch size and enhances resolution by decomposing the features on a
critical layer into two masks. The conicting features with spacing between
them less than a predened threshold dmin have to be assigned onto dier-
ent masks. Whenever necessary, a feature can be further sliced to resolve
conicts, which introduce stitches. However, in the circumstance of high
density layout, it is still possible that some conicts cannot be resolved with
stitches [67]. Moreover, the introduced stitches can lead to yield loss due to
overlay error [10]. The problem of layout decomposition with conicts and
stitches minimization for DPL has been extensively studied [67,68]. Recently,
Tang et al. have shown in [69] that this problem is polynomial time solvable
and provided an optimal algorithm for it.
As technology continues to scale to 14nm node, the scalability of DPL is
further challenged. The complexity of layout decomposition grows higher,
and stitches become more costly as they are more sensitive to overlay error.
As DPL is being pushed to its limit, triple patterning lithography (TPL) is
a considerable and natural extension along the paradigm of DPL to alleviate
the situation. Industry has already explored the test-chip patterns with
triple patterning or even quadruple patterning [70]. Yu et al. studied the
layout decomposition problem for TPL in [71] and formulated the problem
as Integer Linear Programming. With an extra mask to accommodate the
features, TPL can be used to (1) eliminate the unresolvable conicts and
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(a) (b) (c)
Figure 7.1: (a) The routing solution cannot be successfully decomposed due
to the conict; (b) The routing solution can be decomposed at the expense
of introducing a stitch; (c) The routing solution can be decomposed
without stitching.
reduce the number of stitches while maintaining the same pitch size as DPL
(for 14nm node); (2) further increase the pitch size and improve the depth
of focus (DOF) (for 10nm node and beyond).
A layout conguration without considering TPL/DPL at design stage can
make the layout hard to decompose, and redesigning an indecomposable lay-
out requires high ECO eorts. It is observed that most hard-to-decompose
patterns originate from routing wires [72], so considering TPL/DPL during
design time, especially the detailed routing stage, can signicantly benet
the layout decomposition step. Figure 7.1 gives an example for illustration
in the context of TPL. Figure 7.1(a) shows an indecomposable layout con-
sisting of four nets. All four nets conict with each other so they need to
be assigned to dierent masks (colors), however, only three masks (colors)
are available. If net 2 is implemented with an alternative route, the layout
can be decomposed at the expense of introducing a stitch on net 3, as shown
in Figure 7.1(b). In Figure 7.1(c), net 3 is rerouted, and the layout can be
decomposed without stitching. Several previous works studied the problem
of optimizing routing for double patterning. Cho et al. proposed the rst
double patterning aware detailed router in [72]. They developed a heuristic
which is a modied Dijkstra's shortest path algorithm to take into account
the conicts and stitches when routing one net. Lin and Li developed a dou-
ble patterning aware gridless router in [73]. They maintain a conict graph
during routing and use it to guide the routes of the incoming nets. Sun et al.
explored in [74] post-routing layer assignment for DPL optimization. As far
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as we know, no previous work has addressed triple patterning aware routing.
Note that throughout this chapter, we interchangeably use the terminologies
triple patterning and triple patterning lithography (TPL), as well as double
patterning and double patterning lithography (DPL).
In this chapter, we study triple patterning aware routing and compare it
with double patterning aware routing in 14nm technology node. We rst pro-
pose a graph model that correctly models the cost of conicts and stitches
in TPL. By replacing each vertex in the routing grid with the graph model
and performing shortest path algorithm on the expanded graph, the optimal
path with mask/color assignment for one net can be computed, in presence
of previously routed and colored nets. Our proposed graph model is a unied
model that can be extended to handle multiple patterning and can also be tai-
lored for double patterning. We then develop a negotiated congestion based
scheme to resolve conicts. The regions with conicts are penalized and the
nets are iteratively rerouted and re-colored. Experimental results show that
this scheme is very eective and all conicts can be resolved within a small
number of iterations in our test cases. An eective heuristic is also developed
to ensure approximately balanced utilization of the three masks. To the best
of our knowledge, this is the rst triple patterning aware detailed router de-
veloped in literature. We also implement a double patterning aware detailed
router by adapting our graph model for double patterning, and compare it
with the triple patterning version in 14nm node. Experimental results show
that, using TPL, the conicts can be resolved much more easily and the
stitches can be signicantly reduced in contrast to DPL.
The rest of this chapter is organized as follows: Section 7.2 states the
triple patterning aware routing problem; Section 7.3 introduces our proposed
graph model and describes how to route a single net on the expanded routing
graph; Section 7.4 presents our negotiated congestion based scheme to resolve
conicts, as well as the heuristic to balance the routing on the three masks;
Section 7.5 reports the experimental results, and Section VI concludes this
chapter. This work is published in [75].
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7.2 Problem Formulation
In TPL, we have three masks available to accommodate all the features
within one layer. For the ease of discussion, we use three colors, namely,
RED, GREEN and BLUE, to represent the three masks. In TPL aware de-
tailed routing, we perform simultaneous routing and color assignment. If the
spacing between two pieces of wire assigned with the same color is smaller
than a predened minimum spacing requirement dmin, a conict is caused
and the two pieces of wire will contribute to the total conicting wire length.
If a piece of wire changes its color assignment at some point, as net 3 in Fig-
ure 7.1(b), a stitch is introduced. We want to minimize the total conicting
wire length as well as the number of stitches. The triple patterning aware
detailed routing problem is stated as follows.
Denition 7. Triple Patterning Aware Detailed Routing - Given a
netlist, a routing grid, a minimum spacing requirement dmin and three colors
(RED, GREEN and BLUE), detailed routing with simultaneous color assign-
ment is performed such that the total conicting wire length and number of
stitches are minimized.
An immediate subproblem is how to perform maze routing for a single net
on the routing grid in the presence of a set of previously routed nets. When
we route a net, it is desired to compute a path p with color assignment that
produces minimum conicting wire length and minimum number of stitches.
Of course, the wire length of the net, as a conventional metric, also needs
to be minimized. Therefore, the weighted sum lpw + l
p
con + n
p
s is a good
cost metric to minimize when we route a single net, where lpw, l
p
con and n
p
s
denote the wire length, the conicting wire length and the number of stitches
produced by the path p computed, respectively, and  and  are user dened
parameters that specify the relative importance between them. We dene
the triple patterning aware maze routing problem below.
Denition 8. Triple Patterning Aware Maze Routing - Given a set of
previously routed nets together with their color assignment on a routing grid,
as well as two pins of a net, the objective is to compute a path p with color
assignment between the two pins such that the weighted sum lpw +l
p
con+ n
p
s
is minimized.
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vRED
vGREEN
vBLUE
e0
es
e1
Figure 7.2: Graph model for a non-pin vertex in the routing grid.
vRED
vGREEN
vBLUE 1
Figure 7.3: Graph model for a pin vertex in the routing grid.
7.3 Routing a Single Net
In this section, we propose a graph model that correctly captures the cost of
conicts and stitches, and show that the triple patterning aware maze routing
problem can be optimally solved by performing shortest path algorithm on
an expanded routing graph constructed using the graph model. We then
discuss a practical extension of the proposed graph model to forbid stitch at
corner.
7.3.1 Triple Patterning Aware Maze Routing
Suppose we are given a routing grid G, which can be viewed as a routing
graph if we regard every intersection of four line segments as a vertex and
the short segments between vertices as edges. In the triple patterning aware
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(a) (b)
Figure 7.4: (a) Routes on the original routing grid; (b) Routes on the
expanded routing graph.
maze routing problem, the cost of wire length and conicting wire length
can be easily captured by assigning cost to the edges of G. However, the
cost of stitches cannot be directly captured. In order to capture the cost of
stitches as well, we split each vertex v of G into 12 vertices and construct a
graph model on them, as shown in Figure 7.2. The detailed construction is
described as follows:
 The 12 vertices fall into three categories, namely, vRED, vGREEN and
vBLUE, which correspond to the three colors RED, GREEN and BLUE,
respectively. On each of the four boundaries of the graph model, there
are one vRED, one vGREEN and one vBLUE, as shown in Figure 7.2. On
the two adjacent boundaries of two neighboring graph models, the two
vertices of the same color are connected.
 Within the graph model, two vertices are connected by an edge if and
only if they are not lying on the same boundary. Note that in Figure 7.2,
only the edges adjacent to the vertex vRED on the left boundary are
displayed. This graph model works like a switch box. A route can
come into the graph model at any boundary and go out at any other
boundary. The color of the route can be changed within the model.
 All the edges can be categorized into three types, namely, e0, es and
e1. A type e0 edge with cost 0 connects two vertices of the same color
within the graph model. A type es edge with cost  (the cost of a
stitch), as indicated by a thick edge in Figure 7.2, connects two vertices
of dierent colors within the graph model. It corresponds to a stitch.
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A type e1 edge connects two same color vertices of two neighboring
graph models. It corresponds to an edge in the original routing grid.
The base cost of a type e1 edge is 1, which indicates the cost of the
unit wire length. However, when routing on a type e1 edge causes a
coloring conict, the cost of this edge will be updated to (1+), where
 is the cost of the unit conicting wire length. Note that the type e1
edges are shared by the neighboring graph models.
Note that if a vertex v in G is a pin of a net, we will construct the graph
model for v as shown in Figure 7.3 instead, where v is still split into the 12
vertices, and another vertex representing the pin will be added and connected
to the 12 vertices.
We now obtain an expanded routing graph G0 from the original routing
grid G through the construction described above. When we route one net,
we simply apply Dijkstra's shortest path algorithm on G0. Figure 7.4 gives
an example for illustration. Figure 7.4(a) displays the routes of three nets on
the original routing grid, while Figure 7.4(b) demonstrates the corresponding
routes on the expanded routing graph. Suppose, without loss of generality,
the net ordering during routing is net 1, net 2, then net 3. Net 1 and net 2
are routed and assigned to RED and BLUE, respectively. The two shaded
regions are respectively RED conict region and BLUE conict region. The
type e1 edges connecting two vRED (vBLUE) vertices within the RED (BLUE)
conict region will have their cost be updated as 1+, indicating that using
these edges for routing will cause conicts. Therefore, when net 3 is routed,
the shortest path algorithm will nd the path colored GREEN as shown in
Figure 7.4.
To show the optimality of our graph expansion based approach, we rst
show that the shortest path p0 between two pins on G0 must correspond to a
path p between the two pins on G. Suppose the shortest path p0 on G0 does
not correspond to a path p on G, and it corresponds to a walk with loop on
G instead. It follows that p0 enters a graph model at least twice on G0. Let us
assume that, w.l.o.g., p0 enters a graph model twice as shown in Figure 7.5.
However, the part of path p0 that produces a loop can always be shortcut
by an edge inside the graph model. This indicates that p0 is not a shortest
path, which is contradictory to the assumption. Note that the shortest path
p0 on G0 also determines the color assignment of its corresponding path p on
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Figure 7.5: A path in the expanded routing G0 may correspond to a walk
with loop in the routing grid G.
Mask 1
Mask 2
Printed Pattern
(a) (b)
Figure 7.6: (a) Pattern to be printed; (b) Stitching at corner results in
signicant printability degradation due to overlay error and line-end eect.
G. Then, from our graph model construction and cost setting, it is easy to
see that the lpw +l
p
con+ n
p
s value of a path p with color assignment on G is
the same as the cost of its corresponding path p0 on G0. Thus, the shortest
path p0 between two pins on G0 corresponds to a colored path p of smallest
lpw+l
p
con+n
p
s value between the two pins on G. Based on the above analysis,
we can conclude that the triple patterning aware maze routing problem on
a routing grid G can be optimally solved by computing the shortest path
between the two pins on the expanded routing graph G0.
7.3.2 Forbidding Stitch at Corner
A routing path can change its color assignment at some point to avoid con-
icts, which introduces a stitch. Stitches are sensitive to overlay errors and
thus lead to printability degradation. In particular, when a stitch occurs at
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vRED
vGREEN
vBLUE
Figure 7.7: Corner stitches cannot be prevented by simply removing the
edges that directly generate corner stitches.
a turning point, or corner, of a route, the situation is even worse and the
degradation of printability can be much more signicant [76], as illustrated
in Figure 7.6. Therefore, a stitch at a corner is highly undesirable. In this
subsection, we show that our graph model can be extended to disallow corner
stitches.
Intuitively, a corner stitch can be prohibited by removing the type es edges
that introduce corner stitches in the graph model. For example, in Figure 7.7,
the edge connecting vBLUE on the left boundary and vRED on the top bound-
ary (shown in dashed line) will be removed. However, this does not work as
vBLUE on the left boundary can still reach vRED on the top boundary by tak-
ing a detour as shown by the solid edges in Figure 7.7. To address this issue,
we further split each vertex v in the graph model into two vertices vin and
vout. vRED (vGREEN , vBLUE) is split into v
in
RED (v
in
GREEN ,v
in
BLUE) and v
out
RED
(voutGREEN , v
out
BLUE). We also make the edges directed. The edges are coming
into the graph model through vin, and going out of the graph model through
vout. Within the graph model, an edge will be directed from vin to vout. The
new graph model that disallows corner stitches is shown in Figure 7.8. Note
that only the edges adjacent to the vertices on the left boundary are dis-
played. A minor aw of using this new graph model is that a loop similar to
the one shown in Figure 7.5 may be produced by applying the shortest path
algorithm. A path may take a detour outside the graph model to reach voutRED
on the top boundary from vinBLUE on the left boundary, but this time the
detour can no longer be shortcut as there is no connection between the two
vertices within the new graph model. However, according to our experiment,
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vRED
out
vRED
in
vGREEN
out
vGREEN
in
vBLUE
out
vBLUE
in
Figure 7.8: Graph model for TPL that disallows stitch at corner.
this situation rarely happens. When it happens, we simply block the place
where the detour occurs and run the shortest path algorithm again. This
technique turns out to be very eective.
Our proposed graph model is a unied graph model, which can be extended
for multiple patterning lithography, and can also be tailored for double pat-
terning lithography. The graph model for DPL is shown in Figure 7.9, which
uses two colors RED and BLUE.
7.3.3 Handling Miscellaneous Cost Metrics
In the triple patterning aware maze routing problem, a path p is evaluated
by the weighted sum lpw + l
p
con + n
p
s. The weighted sum is used to update
the distance of the vertices during the propagation step in the shortest path
algorithm. In some cases, other cost metrics may work better. For example,
for some critical nets, conicting wire length is the dominating factor, the
number of stitches is secondary, and its wire length is least important. In
this case, a three tuple [lpcon; n
p
s; l
p
w] is a better cost metric. For two candidate
paths p1 and p2, p1 is better than p2 if l
p1
con < l
p2
con; if l
p1
con = l
p2
con, n
p1
s and n
p2
s
are compared; if np1s = n
p2
s , l
p1
w and l
p2
w are compared. Our graph model can
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vBLUE
out
vBLUE
in
vRED
out
vRED
in
Figure 7.9: Graph model for DPL that disallows stitch at corner.
be easily modied to handle this kind of cost metric. We set the cost of each
edge in the graph model to be a three tuple. The cost of a type e0 edge is
set to be [0; 0; 0]. The cost of a type es edge is set to be [0; 1; 0]. As for a
type e1 edge, its cost is set to be [0; 0; 1] if routing on it does not cause a
conict, and its cost is set to be [1; 0; 1] otherwise. During the propagation
step of the shortest path algorithm, a three tuple will be used to update the
distance of neighboring vertices. In this way, we are able to nd the shortest
path p for a net in terms of [lpcon; n
p
s; l
p
w]. The via cost can also easily be
taken into account. In the expanded routing graph G0, we simply create a
set of via vertices to connect the corresponding graph models of neighboring
layers. Let npv denote the number of vias on path p, then the three tuple can
be changed to four tuple [lpcon; n
p
s; n
p
v; l
p
w] to take the via cost into account.
The via cost can also be added to the weighted sum version.
7.4 Overall Routing Scheme
In this section we present our overall routing scheme for the triple pat-
terning aware detailed routing problem. We adopt a negotiated congestion
based scheme to resolve the coloring conicts over iterations of rip-up and
reroute/re-color. Since the nets are routed and colored one by one sequen-
tially, the solution obtained within one single pass is not good enough, and
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coloring conicts may exist. The negotiated congestion based scheme is able
to dynamically rene the routing and coloring solution over iterations. This
scheme can signicantly reduce the adverse eect of improper net ordering.
We also propose a way to balance the features over the masks, which is ben-
ecial for manufacturing. Our overall routing scheme also works for double
patterning aware detailed routing.
7.4.1 Negotiated Congestion based Scheme to resolve
Coloring Conicts
The negotiated congestion based routing scheme [7] has been widely used
in FPGA routing and global routing to resolve routing congestions. In this
routing scheme, routability is achieved by forcing all the nets to negotiate for
a resource and thereby determine which net needs the resource most. Some
nets may use shared resources that are in high demand if all alternative
routes utilize resources in even higher demand; other nets will tend to spread
out and use resources in lower demand. All the nets are iteratively rerouted
until no more resources are shared.
We adapt this negotiated congestion based scheme to resolve coloring con-
icts in our triple patterning aware detailed routing problem. We let the
nets negotiate for the color assignment by adding a history cost to the type
e1 edges in the expanded routing graph G
0. The cost of a type e1 edge is
computed by the following formula:
cost(e1) = 1 +  (isConflict? hc : 0);
where isConflict is a Boolean variable indicating if this edge lies in the
conict region produced by the previously routed nets, and hc denotes the
history cost. This means that if routing on this type e1 edge causes a conict,
the cost of this edge will be set to 1 +  hc; otherwise, the cost will be set
to 1. hc is initialized as 1.
This scheme works as follows. We start with a global routing solution
without color assignment. In the initial iteration, each net is rerouted on
the expanded routing graph G0. When the initial iteration terminates, the
routes on G0 provide a color assignment of all the nets. Note that during
routing one net, the access to the graph models occupied by other nets is
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denied, so that no crossing will be generated and routability is guaranteed.
If coloring conicts exist, iterations of rip-up and reroute will be performed.
When a net i is rerouted, we rst remove its current route, as well as the
conict region(s) it produces. If a type e1 edge was lying in net i's conict
region of the same color, its ag isConflict will be updated as false since the
conict region is now gone. The shortest path algorithm is then performed
to compute a new path for net i, and the conict region(s) it produces will
be updated. If a type e1 edge falls into a conict region representing the
same color, its ag isConflict will be set as true. In addition, if the path
of this net causes coloring conicts with previously routed nets, the type
e1 edges that are responsible for the conicts will have their history cost
hc incremented by 1. In this way, the regions with coloring conicts grow
more expensive over iterations, and those nets with more options will tend
to choose alternative routes or colors in subsequent iterations, so that the
conicts can potentially be resolved. In our implementation, this procedure
will terminate when either no more conicts exist or enough iterations of
rerouting have been performed. Our experimental results show that this
scheme is very eective in resolving conicts.
The example in Figure 7.10 demonstrates how this negotiated congestion
based scheme works. There are 6 nets, where net 1-5 are previously routed
with color assignment, and net 6 is the current net to be routed, as shown in
Figure 7.10(a). It is easy to see that net 6 will cause conict with other nets
no matter what color it is assigned. Net 6 is colored in RED by the shortest
path algorithm, which causes conicts with net 4, as shown in Figure 7.10(b).
As a result, the type e1 edges that are responsible for the conicts have their
history cost hc incremented. Therefore, in the next iteration, net 4 is rerouted
and colored in BLUE, so that the conicts are eectively resolved, as shown
in Figure 7.10(c).
7.4.2 Balancing Features on Three Masks
TPL provides three masks to accommodate the features. Balancing the fea-
tures on the three masks ensures that each mask is fully utilized, so that none
of the masks is unnecessarily dense. This helps the printability enhancement
during manufacturing. We develop a heuristic that can eectively control
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the balancing on the y. During routing, we maintain three variables lRED,
lGREEN and lBLUE, which respectively keep track of the wire length colored
in RED, GREEN and BLUE. The cost of the type e1 edges will be adjusted
according to the current distribution of the total wire length on the three
masks. For example, when relatively more wires are assigned to GREEN,
the cost of the type e1 edges of GREEN color should be increased, so that
the router tends to favor the routes using other colors. In our implementa-
tion, we let lRED be the reference. The cost of the type e1 edges of GREEN
color is scaled by lGREEN
lRED
, and the cost of those of BLUE color is scaled by
lBLUE
lRED
. This technique is shown to be eective through the experiments.
The pseudocode of our overall routing scheme is listed below.
Algorithm TPL Aware Detailed Routing(G;N):
Construct the expanded routing graph G0 from G;
Set hc as 1 for all the type e1 edges;
for each net i in N do //initial iteration
Reroute net i using shortest path algorithm;
Update ag isConflict for the aected e1 edges;
Update lRED, lGREEN and lBLUE;
while 9 conicts do
for each net i in N do
Remove the route of net i;
Update ag isConflict for the aected e1 edges;
Update lRED, lGREEN and lBLUE;
Reroute net i using shortest path algorithm;
Update ag isConflict for the aected e1 edges;
Increment hc for the conicting e1 edges;
Update lRED, lGREEN and lBLUE;
7.5 Experimental Results
We implement a TPL aware detailed router as well as a DPL version, and
compare their performance in 14nm node on two sets of benchmarks. The
graph model that disallows corner stitches is adopted for both triple pattern-
ing and double patterning. Our program is implemented in C++ and all the
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Figure 7.10: An example using the negotiated congestion based scheme to
handle conicts. (a) Nets 1-5 are routed and colored, and net 6 is not
routed yet; (b) Net 6 is routed in red, causing conicts with net 4; (c) In
the next iteration, net 4 is rerouted in blue due to the penalty exerted on
the red edges.
experiments are performed on a Linux machine with 2.0GHz CPU and 2GB
RAM.
We rst compare the two routers on a set of benchmarks derived from
industrial data. The result of the comparison is shown in Table 7.1. The
column \Init Con. WL" shows the conicting wire length after the initial
iteration. The column \#iter" shows the total number of rerouting iterations
performed. The column \Con. WL" reports the nal conicting wire length.
We can see that our negotiated congestion based routing scheme is very ef-
fective in resolving conicts. All the conicts can be resolved within a few
iterations for both DPL and TPL. The column \#Stitch" and the column
\#Via" report the number of stitches and the number of vias in the nal
solution, respectively. We can see that TPL, with an extra mask to accom-
modate the features, can remove almost all of the stitches (99.9% on average)
that are necessary for DPL. TPL can also reduce the number of vias by 37%
on average compared with DPL. The column \Wirelength" reports the total
wire length together with the ratio of the wire length on each mask. The
results show that our approach can balance the utilization of the masks very
well. We then compare the two routers in terms of ability to resolve conicts
on a set of denser benchmarks. The result is displayed in Table 7.2. The
maximum number of rerouting iterations is set to be 30. We can see from
the result that the double patterning router generates a lot more conicts
from the beginning and cannot resolve all of them after 30 iterations, while
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Table 7.2: Comparison of TPL and DPL in resolving conicts
Test #Net Size Init Con. WL(um) #Iter Con. WL(um)
Cases (um2) DP TP DP TP DP TP
test1d 1.2K 31.36 18.47 0.82 30 3 7.68 0
test2d 2.5K 70.56 24.50 1.15 30 5 8.35 0
test3d 5K 165.9 28.40 0.96 30 4 6.24 0
test4d 7.5K 245.9 48.92 1.32 30 4 12.46 0
test5d 10K 321.1 71.26 1.89 30 5 20.79 0
test6d 12K 384.2 87.41 4.26 30 8 37.61 0
Avg 46.49 1.73 30 4.83 15.52 0
Di 1 -96% 1 -84% 1 -100%
the triple patterning router can easily bring the conicting wire length down
to zero within a small number of iterations.
By comparing DPL and TPL under the same printing condition, we would
like to answer the multiple choice question about which patterning technique
to use in 14nm technology node. During the experiment and with help of
our proposed algorithm, we have set up the comparison between DPL and
TPL fairly enough: (1) the same test benches; (2) the same technology node
setup; (3) the routing-coloring co-optimized designs for both DPL and TPL.
Note that since the stitches can be almost completely avoided (in Table 7.1),
the overlay in TPL will not be as harmful as in DPL where stitches are
commonly seen. From the comparison (Table 7.1 and Table 7.2), we can see
that choosing between DPL and TPL in 14nm node is intrinsically a trade-
o between mask/process cost and printability. In the circumstances where
stitches are highly likely to cause yield loss and the extra mask cost from
TPL is still aordable, with the help of our proposed algorithm, the solution
of TPL with simultaneous routing and coloring would be a wise choice in
14nm technology node.
7.6 Concluding Remarks
In this chapter, the problem of TPL aware routing is studied. A unied
graph model is proposed to solve the maze routing problem in the context of
multiple patterning lithography. An overall routing scheme is developed to
resolve the coloring conicts and balance the utilization of the masks. Triple
patterning aware routing is compared with double patterning aware routing
in 14nm node. The results show that TPL can resolve the conicts more
easily and signicantly reduce the number of stitches compared with DPL.
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CHAPTER 8
CONCLUSIONS
In this dissertation, we have studied modern routing problems. Topics that
have been covered in our study include: PCB routing, graphene routing and
its reliability, as well as TPL aware routing.
We rst focused on bus-based PCB routing. In Chapter 2, we intro-
duced the Rectangle Escape Problem (REP), which originates in PCB bus
escape routing. We proved that REP is NP-complete, and proposed a 4-
approximation algorithm by using linear programming relaxation and round-
ing technique. This algorithm was also shown to work for weighed REP and
simultaneous REP. Our algorithm was implemented and tested on a set of
industrial PCB bus escape routing cases, and the results showed that an
optimal solution can be obtained within several seconds for each test case.
In Chapter 4 we further studied the layer assignment problem of bus escape
routing. We proposed a novel branch-and-bound based optimal layer as-
signment algorithm. The practical consecutive assignment constraints were
addressed and handled. This is the rst optimal algorithm proposed in lit-
erature for this problem. Experimental results on industrial data validated
our approach.
We then studied net-based PCB routing. In Chapter 3, we proposed an
underlying routing graph which correctly models the routing resources of the
pin grids on board, and then built a Negotiated Congestion based Escape
Router (NCER) by applying the negotiated congestion routing scheme on
the constructed routing graph. Through experiments, we observed that our
NCER performs comparably to the Cadence Allegro PCB router. Moreover,
the two routers exhibited complementary behaviors. Combining them to-
gether can greatly improve the routability. This observation certainly opens
more opportunities in the research of PCB routing. Successful routing tech-
niques from other areas (like FPGA routing and IC routing) can be adapted
to PCB routing despite its unique features (planar routing, strict length re-
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quirements, grid structure, etc.).
We also studied GNR routing together with its routing reliability. In Chap-
ter 5, we formulated GNR routing as a minimum hybrid-cost shortest path
problem. The underlying routing grid is a triangular mesh due to the proper-
ties of metallic GNRs. In order to model this hybrid-cost problem, we applied
graph expansion on the triangular mesh and then introduced a shortest red-
black path problem. We also proposed an algorithm that optimally solved
the shortest red-black path problem and therefore optimally solved the min-
imum hybrid-cost shortest path problem. We tted our algorithm into a ne-
gotiated congestion based routing scheme and tested it by experiment. The
experimental results showed that our routing algorithm eectively solved the
hybrid-cost routing problem. In Chapter 6, the routing reliability problem
was introduced and studied. We analyzed this problem and found that it is
theoretically hard. We tackled this problem by dividing it into stages: (1)
generation of candidate redundancy segment via min-cost max-ow; (2) opti-
mal selection among the candidates by dynamic programming. The proposed
approach was tested on both general graphs and grid graphs, and promising
results were obtained. The survival probability of the s-t connection can be
increased from 67.93% to 94.17% on average, with a reasonable overhead of
routing resources. The results also showed that our proposed approach is
very ecient, even large test cases can be accomplished within one second.
This makes it possible to integrate our algorithm ow into industrial routers
to address the reliability issue.
We nally studied the problem of TPL aware routing in Chapter 7. We
rst proposed a graph model that correctly models the cost of conicts and
stitches in TPL. By replacing each vertex in the routing grid with the graph
model and performing shortest path algorithm on the expanded graph, the
optimal path with mask/color assignment for one net can be computed, in
presence of previously routed and colored nets. Our proposed graph model
is a unied model that can be extended to handle multiple patterning and
can also be tailored for double patterning. We then developed a negotiated
congestion based scheme to resolve conicts. Experimental results showed
that this scheme is very eective and all conicts can be resolved within a
small number of iterations in our test cases. We also implemented a double
patterning aware detailed router by adapting our graph model for double
patterning, and compared it with the triple patterning version in 14nm node.
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Experimental results showed that, using TPL, the conicts can be resolved
much more easily and the stitches can be signicantly reduced in contrast to
DPL.
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